Embedded FPGA: Changing the Way Chips Are Designed
Learn how embedded FPGAs work and what advantages they offer.
Geoff Tate, Flex Logix
allaboutcircuits.com (January 4, 2017)
One of the most critical problems chip designers face today is having to reconfigure RTL at any point in the design process, even in-system. Unfortunately, chip designers have no way of knowing if they will have to do this until it is too late. Any changes at that point end up costing millions of dollars and delaying projects by months.
With embedded FPGA, this problem goes away. Chip designers can finally go into a project knowing they have the flexibility to change RTL at any time during the project, something that has never been possible before.
Because embedded FPGA is a new technology, we will first highlight how it differs from standard FPGAs, which have been around for decades. Basically, an embedded FPGA is an IP block that allows a complete FPGA to be incorporated into an SoC or any kind of integrated circuit. Just as RAM, SERDES, PLL, and processors transitioned from standalone chips to routine IP blocks, FPGA is now also an IP block.
To read the full article, click here
Related Semiconductor IP
- eFPGA on GlobalFoundries GF12LP
- eFPGA IP — Flexible Reconfigurable Logic Acceleration Core
- Heterogeneous eFPGA architecture with LUTs, DSPs, and BRAMs on GlobalFoundries GF12LP
- eFPGA Soft IP
- Radiation-Hardened eFPGA
Related Articles
- Make SoCs flexible with embedded FPGA
- A tutorial on tools, techniques, and methodology to improve FPGA designer productivity
- How to choose an RTOS for your FPGA and ASIC designs
- FPGA Prototyping of Complex SoCs: RTL code migration and debug strategies
Latest Articles
- VolTune: A Fine-Grained Runtime Voltage Control Architecture for FPGA Systems
- A Lightweight High-Throughput Collective-Capable NoC for Large-Scale ML Accelerators
- Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
- SoK: From Silicon to Netlist and Beyond Two Decades of Hardware Reverse Engineering Research
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks