PQC IP
Filter
Compare
25
IP
from
11
vendors
(1
-
10)
-
Highly-optimized PQC implementations, capable of running PQC in under 15kb RAM
- PQCryptoLib-Emebedded is a versatile, CAVP-ready cryptography library designed and optimized for embedded devices.
- With its design focused on ultra-small memory footprint, PQCryptoLib-Embedded solutions have been specically designed for embedded systems, microcontrollers and memory-constrained devices. It provides a PQC integration to devices already in the field.
-
Agile PQC Public Key Accelerator
- Agile IP comprised of HW/FW/SW, adaptable to future standards’ evolution
- Highly configurable IP can be tuned for specific applications with most optimal PPA
- Scalable PQC PKA IP complies with latest NIST PQC algorithms
-
xQlave® PQC ML-DSA (Dilithium)
- Quantum-secure digital signatures for future-proof security
- Compliant with ML-DSA standard by U.S. NIST
- Pure RTL without hidden CPU or software components
- Execution time is independent of any secret values
-
Self-contained cryptographic subsystem designed for PQC + classical, minimal integration effort, with SCA protection
- A cryptographic subsystem, designed to provide cryptographic services.
- These services include post-quantum signature generation, verification, and secure key establishment.
- PQPlatform-SubSys uses its built-in CPU independently from the surrounding system, allowing cryptographic services to be offloaded efficiently from the system processor.
-
Fully Digital Physically Unclonable Function (PUF) - PQC Ready
- Secure storage without the use of any non volatile memory
- No external key provisioning required
- Does not require costly SRAM blocks
- Proven reliability regarding voltage, temperature and aging with error probability much lower than 10-9
-
PQC CRYSTALS core for accelerating NIST FIPS 202 FIPS 203 and FIPS 204
- eSi-Crystals is a hardware core for accelerating the high-level operations specified in the NIST FIPS 202, FIPS 203 and FIPS 204 standards.
- It supports the Cryptographic Suite for Algebraic Lattices (CRYSTALS), it is lattice-based digital signature algorithm designed to withstand attacks from quantum computers, placing it in the category of post-quantum cryptography (PQC).
-
Agile Post Quantum Crypto (PQC) Public Key Accelerator - NIST algorithms
- Offloads the computationally intensive parts of public key cryptography
- Support for ARM® AMBA® AHB™/AXI™ and synchronous RAM interfaces
- Integer operations (512-, 768-, 1024-, 1536-, 2048-, 3072-, and 4096-bit)
- ECC-GF(p) operations (160, 192, 224, 256, 384, 512 and 521-bit)
-
High-speed, high-throughput, lattice PQC cryptographic subsystem
- A powerful hardware-based product that is designed for high throughput and high speed.
- PQPerform-Lattice adds post-quantum cryptography for applications that handle a large number of transactions, such as high-capacity network hardware applications or HSMs (hardware security modules) requiring fast performance.
- It’s designed for performance and supports FIPS 204 ML-DSA digital signatures for quantum-secure authentication and FIPS 203 ML-KEM for quantum-secure key exchange.
-
Ultra-Secure, PQC-first, Root-of-Trust Security Platform
- A complete PQC-focused security system that provides architects with the tools needed for the quantum age and beyond.
- PQPlatform-TrustSys is a fully programmable Root-of-Trust subsystem, containing advanced post-quantum (ML-KEM, ML-DSA) and classical cryptography (ECC and RSA – essential for hybrid and legacy protocols during transition), enabling bulk encryption, hash acceleration, advanced accelerators for symmetric cryptography, including AES, SHA2, SHA3, HMAC, and seamless integration with third-party components.
- PQPlatform-TrustSys can also be deployed with our world-leading fault-tolerance and power/EM side-channel attack countermeasures.
-
APB Post-Quantum Cryptography Accelerator IP Core
- Implements ML-KEM and ML-DSA post-quantum cryptography digital signature standards. The system interface is an microprocessor slave bus (APB, AHB, AXI options are available).
- The design is fully synchronous and requires only minimal CPU intervention due to internal microprogramming sequencer.