Quintauris and Nuclei Collaborate to Expand RISC-V Solutions
The collaboration aims to enhance the compatibility and scalability of RISC-V solutions, accelerating the adoption of open standards across diverse industries.
Munich, Germany -- November 10, 2025 - Quintauris, a global provider of RISC-V-based products and Nuclei System Technology, a leading RISC-V processor IP vendor, today announced a new partnership. Through this collaboration, both companies will work together to enable the integration of Nuclei’s RISC-V processor IP into Quintauris reference platforms, contributing to a stronger, more cohesive RISC-V ecosystem.
Nuclei’s comprehensive RISC-V IP portfolio offers a versatile foundation for developing optimized and application-specific solutions, including automotive-grade options that are already production-ready. This partnership reinforces Quintauris’ commitment to bringing together key technology providers to secure the expected performance while it enables interoperable, reliable, and future-ready RISC-V implementations.
"Partnering with Nuclei allows us to strengthen the RISC-V ecosystem in China and secure global production solutions starting with automotive real-time cores," said Pedro Lopez, Market Strategy Officer, Quintauris.
"As a leading RISC-V processor IP vendor from China, we are excited to collaborate with Quintauris to promote a more connected and global RISC-V ecosystem, especially in the automotive sector. Nuclei offers a series of ISO 26262 certified RISC-V CPU IP products, featuring high flexibility and configurability to meet various requirements of automotive applications from ASIL-A to ASIL-D," said Dr. Jianying Peng, CEO, Nuclei. "Through this partnership, we aim to make our configurable and secure RISC-V cores more accessible for next-generation designs."
The integration of Nuclei’s IP within future Quintauris reference platforms will contribute to expanding the portfolio of verified and interoperable RISC-V building blocks, supporting the continued growth of the open computing movement.
Related Semiconductor IP
- 64-bit High Performance Out-of-Order Processor - Out-of-Order, 3/4/6-Wide Decode
- 32-Bit & 64-Bit High Performance Processor - 9-Stage Pipeline, Dual-issue
- 32-Bit & 64-Bit High Performance Processor - 6-Stage Pipeline, Single-issue
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
Related News
- HighTec C/C++ Compiler Suite Supports Nuclei System Technology’s RISC-V IP for High Safety and Security Applications in Automotive
- Quintauris launches the first RISC-V profile for today’s real-time automotive applications
- SEGGER and Quintauris are working together to develop products and technology for the open-source RISC-V ecosystem
- Quintauris and WITTENSTEIN high integrity systems Partner to Advance Safety-Critical RISC-V Solutions for Automotive Applications
Latest News
- GlobalFoundries Licenses GaN Technology from TSMC to Accelerate U.S.-Manufactured Power Portfolio for Datacenter, Industrial and Automotive Customers
- Quintauris and Nuclei Collaborate to Expand RISC-V Solutions
- Ceva, Inc. Announces Third Quarter 2025 Financial Results
- TSMC October 2025 Revenue Report
- Tesla Considers Building ‘Tera Fab’ to Meet Future Chip Needs