Dolphin Integration releases its RAM for 90 nm nodes with dual optimization: for ultra-low power and for extremely high density
March 30, 2007
-- Dolphin Integration, the Enabler of mixed signal SoCs, has released its RAM for 90 nm nodes with dual optimization: for ultra-low power and for extremely high density.
Saving both ultra-low dynamic power and leakage, while maintaining an extremely high density, is a dream of every SoC integrator. With the announcement of its upcoming product, spRAM uLCeHD: URANUS 90LP/GP this Provider is on its way towards fulfilling this paradoxical dream.
It enables traveling with portable devices which demands these three important characteristics. The product is released at once in LP as well as in GP process and available on request at half nodes.
For more information, please visit:
http://www.dolphin.fr/flip/ragtime/90/ragtime_90_ram.html
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Dolphin Integration introduces new Dual Port memory compilers in TSMC 40 nm
- Dolphin Integration unveils a new RAM dedicated to IoT and Low Power MCU applications in 55 nm, GLOBALFOUNDRIES LPx process
- Do not miss the Green Thursday offering for ultra Low-Power SoCs at 55 nm
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development