IP Catalog > Interface IP Cores > UALink IP Cores > Simulation VIP for UALink

Simulation VIP for UALink

Overview

The Ultra Accelerator Link (UALink) Verification IP (VIP) provides a complete bus functional model (BFM) with integrated automatic protocol checks for physical layer in addition to Media Independent Interface (MII). Designed for easy integration in testbenches at IP, SoC, and system levels, the VIP helps engineers reduce time to first test, accelerate verification closure, and ensure end-product quality. The VIP for UALink can be used as a standalone PHY verification with jump-start test suite – Integration Test Suite (ITS) provided. The VIP for UALink supports a wide range of verification platforms, all major simulators, and the industry-standard Universal Verification Methodology (UVM). The VIP core is written in native C++ language for excellent performance, with seamless integration with verification languages. Supported specification: UALink 200G Rev1.0 specification

Supported specification: UALink 200G Rev1.0 specification

The following table lists the key features offered in the Cadence VIP for UALink:

Feature Name

Description

Device Type
  • Accelerator Device, PHY DUT

Interface
  • Serial, Media Independent Interface (MII)

Link Rate
  • Supports all UALink Speeds:
    • 200G, 400G, 800G; Base Speed: 200GPL
    • 100G, 200G, 400G; Base Speed: 100GPL

Link Width
  • Configurable link width support x1, x2, x4

PMA Bus Width
  • Configurable PMA bus width: 1,2,4,10,16,20,32,40,48,64,66,80,96,120,128,160,240,320 Bits

Bifurcation
  • Supports multi-port configuration: 4 ports x1 lane, 2 ports x2 lanes, 1 port x4 lanes

Key Features

  • Compliance to IEEE 802.3dj physical layer specification
  • Verifies Standalone PHY DUT with x1, x2, x4 native widths and 100G, 200G, 400G, 800G speed
  • 1-way, 2-way, 4-way interleaving supported
  • Comprehensive protocol checks with 130+ built-in checks/assertions
  • Serial and PMA bus widths listed at UALink level and MII between DL and PHY
  • Callbacks access at multiple TX and RX queue points for scoreboarding and data manipulation
  • Static and dynamic setting for configuration variables available

Benefits

  • Power-Efficient Design: Optimized for UALink
  • Low-Latency: For maximum design performance
  • Proven Solution: Full protocol stack implemented and verified in test chips
  • Long-Reach Capability: Robust 224G 47+dB LR performance with LR/MR/VSR support at reduced power

Block Diagram

Simulation VIP for UALink Block Diagram

Technical Specifications

Short description
Simulation VIP for UALink
Vendor
Vendor Name
Request Info

Related IPs

×
Semiconductor IP