Dolphin Integration introduces new Dual Port memory compilers in TSMC 40 nm
Grenoble, France – May 21, 2018 -- Dolphin Integration, leader in innovative design solutions for the next generation of energy-efficient System-on-Chips, has announced the launch of its new Dual Port RAM compiler ”ERA” in TSMC 40 nm. This cost-effective RAM compiler creates memories maximizing battery life whilst reducing silicon area. Capable of generating instances ranging from 64 bits to 288 kbits, it also features a new ultra-low leakage stand-by “NAP” mode, allowing a leakage reduction of up to 35% compared to standard stand-by modes with a single clock cycle wake-up time. WIPE, a new feature available as an add-on, allows the reset of the memory in only 5 clock cycles.
The ERA Dual-Port memory compiler is available in Single or Dual Rail with high density, low power, low leakage optimization, in TSMC 40 nm uLP or uLPeF. Power switches can be embedded as an option.
The ERA memory compilers are available for evaluation on your private ”MyDolphin” portal.
The ERA architecture has already been silicon proven in TSMC 55 nm and migrated to the TSMC 40 nm technology node. The following views are available:
- Simulation (Verilog)
- layout (GDSII)
- footprint (LEF)
- timing/power (Liberty)
- MBIST (Tessent) models
About Dolphin Integration
Dolphin Integration is a pioneer in solutions allowing the design of energy efficient Systems-on-Chip, with a unique offering of high-density Foundation, Feature and SoC Fabric Silicon IP components best suited for low power-consumption. Dolphin Integration’s success stories range far and wide and include all the major actors in the semiconductor industry. With 30 years of experience in the integration of silicon IP components coupled with complementary EDA solutions for a power-integrity driven approach to design, and ASIC/SoC design and fabrication, Dolphin Integration is a true one-stop shop.
Not just one more supplier of Technology, but the provider of the Dolphin Integration know-how!
If you liked reading our announcement visit us www.dolpin-integration.com
Related Semiconductor IP
- UMC 40nm LP Dual Port SRAM compiler with Sleep/Retention mode
- Dual Port SRAM Compiler IP, Output: 1.8432MHz, UMC 40nm LP process
- Dual Port SRAM Compiler IP, Support Repair Features, UMC 40nm LP process
- UMC 40nm Low-K Low Power synchronous Feature Dual Port SRAM memory compiler
- UMC 40NM Low-K Low Power synchronous Feature Dual Port SRAM memory compiler
Related News
- Dolphin Integration augments the TSMC IP Ecosystem at 40 nm ULP eFlash with new TITAN Read Only Memory
- PixArt Imaging selects voltage regulators IPs from Dolphin Integration for its ultra-low power MCU Sensor in 40 nm
- Dolphin Integration sets up a large range of sponsored IPs at 55 nm to reduce SoC power consumption by up to 70%
- Dolphin Integration breakthrough innovation for TSMC 180 nm BCD Gen 2 process: Up to 30% savings in silicon area with the new SpRAM RHEA
Latest News
- EXTOLL received GlobalFoundries Award for “Interface IP Partner of the Year”
- AiM Future and Franklin Wireless Sign MOU to Jointly Develop Lightweight AI Model and High-Efficiency 1 TOPS AI SoC Chipset
- GlobalFoundries and Silicon Labs Partner to Scale Industry-Leading Wi-Fi Connectivity
- GlobalFoundries Announces Availability of 22FDX+ RRAM Technology for Wireless Connectivity and AI Applications
- GlobalFoundries Announces Production Release of 130CBIC SiGe Platform for High-Performance Smart Mobile, Communication and Industrial Applications