Technical Comparison - MPHY 3.0 vs MPHY 2.0
July 7, 2014
MIPI M-PHY is a physical layer that provides high-speed data transfer with much low power consumption as compared to other PHY options. Because of its low power operation and speed flexibility it is widely accepted for implementing interfaces on mobile devices.
Initially MIPI introduced M-PHY version 1.0 in 2011 which supports a maximum transfer rate of 1.45 Gbps in HS-GEAR1. Later in 2012 MIPI releases M-PHY version 2.0 with support of HS-GEAR2 (maximum transfer rate of 2.9 Gbps). In 2013 MIPI announced M-PHY version 3.0 having full support for HS-GEAR3 (maximum transfer rate of 5.8 Gbps). Recently spec for MPHY 3.1 was also released.
In this blog, we will summarize the technical differences between M-PHY 3.0 and M-PHY 2.0 specification:
Related Semiconductor IP
- MIPI MPHY v3.1, 1Tx-1Rx Type-1, SMIC 40LL, N/S orientation
- MIPI MPHY v3.1, 2Tx-2Rx Type-1, UMC 22ULL 1.8V, N/S orientation
- MIPI MPHY v3.1, 1Tx-1Rx Type-1, TSMC 55LP,
- MIPI MPHY v3.1, 2Tx-2Rx Type-1, TSMC 28HPC+, N/S orientation
- MIPI MPHY v3.1, 2Tx-2Rx Type-1, TSMC 16FFC, N/S orientation(ASIL-B)
Related Blogs
- Technical Comparison: MIPI MPHY 3.1 vs MPHY 3.0
- USB 3.1 vs USB 3.0: Technical Comparison
- USB 3.1 vs USB 3.0: Technical Comparison
- Technical Comparison: MIPI UniPro 1.6 vs MIPI UniPro 1.41
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?