Reduce Integration Risks for High-Speed Applications with PCIe 5.0-Compliant Synopsys IP
PCI Express® (PCIe®) is the most widely adopted and extensible interconnect technology in history. As the leading supplier of IP solutions for PCIe, I am thrilled to announce that Synopsys IP solutions for PCIe 5.0, including digital controllers and PHYs, have officially passed PCI-SIG 5.0 Compliance Testing and are the first IP to be listed on the 5.0 Integrators List. This latest achievement enables early development of PCIe 5.0 system-on-chip (SoC) designs, ensuring designers can incorporate the latest high-speed interfaces with confidence that their products will pass compliance testing and reliably interoperate within the entire PCIe ecosystem.
As part of this achievement, Synopsys CXL 2.0 Controller IP is the first such controller to make the Integrator’s List for PCIe 5.0. The main advantage of using the CXL interface, which is based on PCIe 5.0 electrical specifications, is its cache coherency. While PCIe is ideal for applications with large data transfers, CXL is well suited for accelerators, co-processors, and other systems that share data from the same memory space.
Related Semiconductor IP
- PCIe 5.0 PHY, NCS, TSMC N7 x1, North/South (vertical) poly orientation
- PCIe 5.0 PHY NCS, TSMC N7 x4, North/South (vertical) poly orientation
- PCIe 5.0 PHY, TSMC N6 x6, North/South (vertical) poly orientation
- PCIe 5.0 PHY, TSMC N6 x4, North/South (vertical) poly orientation
- PCIe 5.0 PHY, TSMC N6 x2, North/South (vertical) poly orientation
Related Blogs
- Industry's First Verification IP for PCIe 7.0
- Taking the Wraps Off: Cadence IP Subsystem for PCIe 5.0
- PCIe 5.0 Controller IP on FPGAs: Current and Future Use Cases
- Synopsys IP Passes PCIe 5.0 Compliance and Makes Integrators List
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?