PCIe 5.0 Controller with AMBA AXI interface
Overview
Rambus PCIe 5.0 Controller is a configurable and scalable PCIe controller Soft IP designed for ASIC and FPGA implementation. Rambus PCIe 5.0 Controller is compliant with the PCI Express 5.0 , 4.0, 3.1, 2.1, and 1.1 specifications, as well as with the PHY Interface for PCI Express (PIPE) specification. The IP can be configured to support endpoint, root port, switch port, and dual-mode topologies, allowing for a variety of use models. The provided Graphical User Interface (GUI) Wizard allows designers to tailor the IP to their exact requirements, by enabling, disabling, and adjusting a vast array of parameters, including data path size, PIPE interface width, low power support, SR-IOV, ECC, AER, etc. for optimal throughput, latency, size and power. Rambus PCIe 5.0 Controller is the #1 choice for designers requiring enterprise-class features, highest performance, reliability, and scalability.
Key Features
- PCIe interface:
- Complies with the PCI Express Base 5.0 Specification, Rev 0.7 and PIPE (8-, 16-, 32-, and 64-bit) specification
- Supports Endpoint, Root-Port, Dual-mode, Switch Port
- Supports link rate of 2.5, 5.0, 8.0, 16.0 and 32 Gbps per lane.
- Supports AER, ECRC, ECC, MSI, MSI-X, Multi-function, P2P, crosslink, and other optional features
- Supports ECNs including Optimized Buffer Flush/Fill (OBFF), TLP Processing Hints (TPH), Latency Tolerance
- Supports TL-bypass interface for switch implementations
- Supports x16, x8, x4, x2, x1 at Gen5, Gen4, Gen3, Gen2, Gen1 speeds
- User Interface
- 512-bit transmit/receive low-latency user interface supporting TLP chaining (multiple packets per Tclk)
- User-selectable Transaction/Application Layer Clock Frequency
- Sideband signaling for PCIe configuration access, internal status monitoring, debug, interrupts, and more
- Optional Transation Layer bypass
- Unique Features & Capabilities
- Dynamically adjustable application layer frequency down to 8Mhz for increased power savings
- Optional MSI/MSI-X register remapping to memory for reduced gate count when multi-function or SR-IOV is implemented
- Smart buffer management on receive side (Rx Stream) and transmit side (merged Replay/Transmit buffer) enables lower memory footprint
- Optional Transaction Layer bypass allows for customer-developed application layer
- Optional QuickBoot mode allows for up to 4x faster link training, cutting system-level simulation time by 20%
- Integrity and Data Encryption (IDE)
- Implements the PCI Express IDE ECN
- Configurable IDE engine
- Supports x1 to x16 lanes
- 256-bit or 512-bit data bus for PCIe IDE
- Supports containment and skid modes
- Supports early MAC termination
- Supports multi-stream
- Utilizes high-performance AES-GCM for encryption, decryption, authentication
- PCIe IDE TLP aggregation for 1, 2, 4, 8 TLPs
- PCIe IDE automatic IDE prefix insertion and detection
- PCIe IDE automatic IDE sync/fail message generation
- PCRC calculation & validation
- Efficient key control/refresh
- Bypass mode
Benefits
- Internal data path size automatically scales up or down (64-, 256-, 512- bits) based on link max. speed and width for reduced gate count and optimal throughput
- Configurable pipelining enables full speed operation on Intel and Xilinx FPGA, full support for production FPGA designs up to Gen4 x8/Gen3 x16 with same RTL code - Gen5 support pending
- Stringent implementation of PCIe to AXI Ordering Rules and AXI to PCIe Ordering Rules guarantees AXI deadlock prevention
- Carefully engineered AXI bridge & AXI interconnect allows full performance on AXI interfaces
- Availability of multiple AXI Master interfaces, a key benefit for high end SSD to maximize throughput
- Optional QuickBoot mode allows for up to 4x faster link training, cutting system-level simulation time by 20%
Block Diagram
Applications
- HPC,
- Cloud Computing,
- AI,
- Machine Learning,
- Enterprise,
- Networking,
- Automotive,
- AR/VR,
- Test and Measurement
Deliverables
- Verilog RTL,
- Supporting Documentation
Technical Specifications
Foundry, Node
Any
Maturity
In production
Availability
Available
Related IPs
- PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface
- PCIe 3.0, 2.1, 1.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with AMBA AXI User Interface
- ISO/IEC 7816-3 digital controller for interface device compliant with ETSI TS 102 221 and EMV 2000 standards
- PCIe 4.0 Controller with AMBA AXI interface
- CCIX 1.1 Controller with AMBA AXI interface
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface