Industry's First Verification IP for PCIe 7.0
In our recent blog, Synopsys Accelerates Trillion Parameter HPC & AI Supercomputing Chip Designs with Industry's First PCIe 7.0 IP Solution, Synopsys announced the first comprehensive PCIe Express® Gen 7 (PCIe 7.0) IP Verification IP (VIP) solution to support the speed and low latency required for Artificial Intelligence (AI) applications in high performance computing designs.
PCI Express Evolution
Since its launch in 2003, PCI Express has undergone continuous advancements in technology, specification, and transfer speed, demonstrating its success as a standardization initiative and data transfer protocol. PCIe 5.0 powered cloud computing resources with 32G transfer speeds and CXL coherency, while PCIe 6.0 doubled performance to 64G transfer rates using Flow Control Units (FLITS) and PAM4 modulation for effective, low latency communication and coherency. PCIe 7.0's load-store capabilities and up to 512 GB/s of bandwidth for secure data transfers make it possible to connect multiple accelerators and process large, complex AI and machine learning models efficiently.
To read the full article, click here
Related Semiconductor IP
- Camera Interface (AHB Bus)
- ITU-R BT.1120 Decoder – HD 1920x1080p
- ITU-R BT.656 Decoder
- ITU-R BT.656 Encoder
- Color Space converter & Chroma Resampler- 4:4:4 RGB to 4:2:2 Y’CbCr
Related Blogs
- AI-Based Sequence Detection for IP and SoC Verification & Validation
- Building Verification Infrastructure for Complex PCIe Verification
- Industry's First Verification IP for Arm AMBA CHI-G
- How PCIe 7.0 is Boosting Bandwidth for AI Chips