Understanding PCIe 6.0 Shared Flow Control
July 31, 2023
As the data rate increases in PCIe 6.0, so do the challenges. If we talk in terms of credits, higher data rate means more credits consumed. Today, as the designs are getting complex, the need to have more credits arises. Hence to address this issue, shared credit pool is introduced in PCIe 6.0.
What Is Shared Flow Control?
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related Blogs
- Flow Control Credit Updates in PCIe 6.1 ECN
- Pushing to the Limits: Understanding Lane Margining for PCIe
- PCIE 6.0 vs 5.0 - All you need to know
- Big Innovations Double the Data Rate to 64 GT/s with PCIe 6.0
Latest Blogs
- A Bench-to-In-Field Telemetry Platform for Datacenter Power Management
- IDS-Verify™: From Specification to Sign-Off – Automated CSR, Hardware Software Interface and CPU-Peripheral Interface Verification
- RISC-V and GPU Synergy in Practice: A Path Towards High-Performance SoCs from SpacemiT K3
- EDA AI Agents: Intelligent Automation in Semiconductor & PCB Design
- Why Security Can't Exist Without Trust