XConn Revitalizes Next-Gen Data Centers with CXL 2.0 Switch Designed with Synopsys IP
In a world where AI chatbots answer complex queries in seconds and high-definition video streams from our smartphones, data centers are providing the essential backbone. With accelerating demands for bandwidth, data centers are undergoing a transformation, trending toward disaggregated architectures and workloads running on accelerators. Making these approaches possible is Compute Express Link™ (CXL™), the CPU-to-device, cache-coherent interconnect for processors, memory expansion, and AI accelerators.
XConn Technologies is well versed in the critical role that CXL plays in enabling next-generation AI and high-performance computing (HPC) applications. Founded in 2020 in San Jose, California, XConn’s mission is to accelerate AI computing in data centers and HPC via its high-performance, power-efficient, scalable, and cost-effective interconnect solutions.
Recently, XConn achieved first-pass silicon success for its XC50256 CXL 2.0 data center switch SoC using Synopsys CXL 2.0 Controller and PCI Express 5.0 PHY IP on a FinFET process. By implementing CXL, with its built-in support for PCIe in a complex switch, the company is looking to provide a more seamless avenue to CXL adoption. Read on to learn how XConn developed its industry-first CXL switch SoC for data center and memory pooling applications, delivering the highest throughput, lowest latency, and lowest power.
Related Semiconductor IP
- CXL 2.0 Premium Controller Device/Host/DM 512b with AMBA bridge and Advanced HPC Features (Arm CCA)
- CXL 2.0 Premium Controller Device/Host/DM 512b with AMBA bridge + LTI and MSI-GIC interfaces
- CXL 2.0 Premium Controller Device/Host/DM 512b with AMBA bridge
- CXL 2.0 Premium Controller Device/Host/DM 512b
- CXL 2.0 Retimer
Related Blogs
- Utilizing CXL 2.0 IP in the Defense Sector: A Revolution in Secure Computing
- Verifying CXL 3.1 Designs with Synopsys Verification IP
- Accessing Memory Mapped Registers in CXL 2.0 Devices
- Ethernet TSN switch IP core evaluated by conformance testing provided by Spirent Communications
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?