PCI-SIG Developer's Conference: What's New with Gen 5 and When Will it be Adopted?
June 7, 2018
The release of PCIe 4.0 rev 1.0 in October 2017 was anticlimactic after the announcement of PCIe 5.0 rev 0.3 at last year’s PCI-SIG DevCon. Fast forward, this year’s DevCon has kicked off and the SIG is clearly demonstrating its commitment to the accelerated development of PCIe 5.0.
PCIe 5.0 rev 0.7 is published and already out for membership review as of May. The big-ticket item is, of course, support for 32GT/s.
Related Semiconductor IP
- PCIe 5.0 PHY, NCS, TSMC N7 x1, North/South (vertical) poly orientation
- PCIe 5.0 PHY NCS, TSMC N7 x4, North/South (vertical) poly orientation
- PCIe 5.0 PHY, TSMC N6 x6, North/South (vertical) poly orientation
- PCIe 5.0 PHY, TSMC N6 x4, North/South (vertical) poly orientation
- PCIe 5.0 PHY, TSMC N6 x2, North/South (vertical) poly orientation
Related Blogs
- PCI Express takes on Apple/Intel Thunderbolt and 16 Gtransfers/sec at PCI SIG while PCIe Gen 3 starts to power up
- PCI Express 5 vs. 4: What's New? [Everything You Need to Know]
- Will next generation Mobile Devices support PCI Express? M-PCIe is coming fast!
- Full Utilization of 16 GT/s PCIe Gen 4 Bandwidth
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?