1, 2, 3, 4, 5... It's Official, PCIe 5.0 is Announced
At the PCI-SIG DevCon in June 2017 two announcements were made with regards to PCI Express specifications. The first is that the specification for PCIe 4.0 is now at version 0.9. The second and even more interesting announcement was of the new PCI Express 5.0 specification at the initial 0.3 version. With the PCI Express 5.0 announcement, the industry gets another doubling of speed from 16.0GT/s to 32GT/s per lane providing a bandwidth for a x16 (16 lanes) at about 128GB/s. The chart below provides a comparison for the different generations of PCIe rates and bandwidth.
Related Semiconductor IP
- PCIe 5.0 PHY, NCS, TSMC N7 x1, North/South (vertical) poly orientation
- PCIe 5.0 PHY NCS, TSMC N7 x4, North/South (vertical) poly orientation
- PCIe 5.0 PHY, TSMC N6 x6, North/South (vertical) poly orientation
- PCIe 5.0 PHY, TSMC N6 x4, North/South (vertical) poly orientation
- PCIe 5.0 PHY, TSMC N6 x2, North/South (vertical) poly orientation
Related Blogs
- Check Again: Cadence Announces Release of the First PCIe 5.0 VIP - With TripleCheck!
- PCIe 5.0 Demos: IP and VIP for AI, Cloud, Storage, and Networking
- Signing off PCIe 5.0 Verification with Synopsys VIP
- PCIe 5.0 Equalization Modes: Reducing Link Bring-Up Time
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?