1, 2, 3, 4, 5... It's Official, PCIe 5.0 is Announced
August 16, 2017
At the PCI-SIG DevCon in June 2017 two announcements were made with regards to PCI Express specifications. The first is that the specification for PCIe 4.0 is now at version 0.9. The second and even more interesting announcement was of the new PCI Express 5.0 specification at the initial 0.3 version. With the PCI Express 5.0 announcement, the industry gets another doubling of speed from 16.0GT/s to 32GT/s per lane providing a bandwidth for a x16 (16 lanes) at about 128GB/s. The chart below provides a comparison for the different generations of PCIe rates and bandwidth.
To read the full article, click here
Related Semiconductor IP
- ASIL B Compliant PCIe 5.0 Integrity and Data Encryption Security Module (select configurations)
- PCIe 5.0 (Gen5) Standard Controller with AMBA bridge II
- PCIe 5.0 (Gen5) Standard Controller EP/RP/DM/SW 32-128 bits with AMBA bridge
- PCIe 5.0 (Gen5) Standard Controller EP/RP/DM/SW 32-128 bits
- PCIe 5.0 (Gen5) Premium Controller with AMBA bridge II
Related Blogs
- Check Again: Cadence Announces Release of the First PCIe 5.0 VIP - With TripleCheck!
- PCIe 5.0 Demos: IP and VIP for AI, Cloud, Storage, and Networking
- Signing off PCIe 5.0 Verification with Synopsys VIP
- PCIe 5.0 Equalization Modes: Reducing Link Bring-Up Time
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview