Opening an FPGA-Based MIPS CPU Core to Universities
Imagination's MIPSfpga program is designed to bring a new CPU architecture education paradigm to universities around the world.
"Education, education, education" -- a simple slogan, but one that worked, and one that has contemporary implications for the electronics industry owing to the on-going shortage of newly-qualified electronics engineers, along with the concern that those new graduates are often not fully-equipped with the necessary skills to be useful to the companies that employ them.
In the area of CPU design, however, engineering students are getting a significant boost. One company has just made the unusual decision to give something to colleges and universities around the globe that will help students gain a better understanding of the fundamentals of programmable electronics.
In April this year, Imagination Technologies -- most famous for its flagship products: PowerVR and MIPS -- made a revolutionary announcement: as part of its university program, the company would start offering free and open access to a fully-validated, current-generation MIPS CPU in a complete teaching package.
To read the full article, click here
Related Semiconductor IP
- I3C Controller IP – I3C / I2C Slave, Configure User Registers, no CPU Host Required
- I3C Controller IP – I3C / I2C Slave, SCL Clock only, Configure User Registers, no CPU Host Required
- RISC-V CPU IP
- 32-bit CPU IP core supporting ISO 26262 ASIL B level functional safety for automotive applications
- Neoverse V3AE CPU
Related Blogs
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- IBM Introduces New PowerPC CPU Core
- The Apple iPad's A4 Processor Runs an ARM9 Core (or Maybe a Cortex-A9)
- An Elephant on a Diet