DAC 2015 Verification Panel: ARM, AMD, Cavium, Freescale
During DAC 2015, Synopsys hosted a luncheon event at DAC in San Francisco, CA.
At this event, Michael Sanie, senior director of verification marketing at Synopsys highlighted the Synopsys Verification Continuum and several key next-generation technologies that are already in production and addressing the need to “Shift-Left” for faster time-to-market. These technologies include Verification Compiler, broad Verification IP portfolio, the industry’s fastest emulation system ZeBu Server-3, and Verdi, the industry’s de facto SoC debug environment.
Later, a panel of SoC industry experts from Altera, AMD, ARM, Cavium and Freescale shared viewpoints on managing the growing verification complexity and how their leading SoC design teams have achieved success by collaborating with Synopsys.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
Related Blogs
- Synopsys Introduces the Industry's First Verification IP for Arm AMBA 5 CHI-F
- System Verification of Arm Neoverse V2-Based SoCs
- Arm Virtual Platform co-simulation solution accelerates SoC verification
- Addressing the Verification Challenges of Panel Self Refresh in eDP
Latest Blogs
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach