DAC 2015 Verification Panel: ARM, AMD, Cavium, Freescale
During DAC 2015, Synopsys hosted a luncheon event at DAC in San Francisco, CA.
At this event, Michael Sanie, senior director of verification marketing at Synopsys highlighted the Synopsys Verification Continuum and several key next-generation technologies that are already in production and addressing the need to “Shift-Left” for faster time-to-market. These technologies include Verification Compiler, broad Verification IP portfolio, the industry’s fastest emulation system ZeBu Server-3, and Verdi, the industry’s de facto SoC debug environment.
Later, a panel of SoC industry experts from Altera, AMD, ARM, Cavium and Freescale shared viewpoints on managing the growing verification complexity and how their leading SoC design teams have achieved success by collaborating with Synopsys.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related Blogs
- Synopsys Introduces the Industry's First Verification IP for Arm AMBA 5 CHI-F
- System Verification of Arm Neoverse V2-Based SoCs
- Arm Virtual Platform co-simulation solution accelerates SoC verification
- Addressing the Verification Challenges of Panel Self Refresh in eDP
Latest Blogs
- Why What Where DIFI and the new version 1.3
- Accelerating PCIe Gen6 L0p Verification for AI & HPC Designs using Synopsys VIP
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
- Efficiency Defines The Future Of Data Movement
- Why Standard-Cell Architecture Matters for Adaptable ASIC Designs