Addressing the Verification Challenges of Panel Self Refresh in eDP
What is eDP (Embedded Display Port)?
VESA provides a standardized set of DisplayPort interface features for use in an embedded display application. This embedded interface is referred to as “Embedded DisplayPort” (eDP) and is the electrical transport for video and auxiliary data between the system host (including graphics hardware) and display panel. eDP applications include notebook PCs, all-in-one PCs, tablets, smart phones, and other systems that incorporate the display panel with the video or graphics processor.
How eDP’s Panel Self Refresh Saves Power?
One of the eDP power reduction features is Panel Self Refresh (PSR) which provides partial update frame capability and enables power saving in the system when the image is static. When the system is displaying a static image in self-refresh mode, such as text, and then just a portion of the image changes, such as a cursor, PSR enables the GPU to only send that part of the image instead of the whole video frame. This feature helps to extend battery life in Notebooks and smart phones.
To read the full article, click here
Related Semiconductor IP
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Neuromorphic Processor IP
Related Blogs
- Datapath Validation - Solving Verification Challenges in the Era of Artificial Intelligence and Mathematical Cores
- Key Considerations for Addressing Multi-Die System Verification Challenges
- Navigating the Complexity of Address Translation Verification in PCI Express 6.0
- Industry Leaders Discuss "Overcoming the Challenges of Multi-die Systems Verification"
Latest Blogs
- Analog Design and Layout Migration automation in the AI era
- UWB, Digital Keys, and the Quest for Greater Range
- Building Smarter, Faster: How Arm Compute Subsystems Accelerate the Future of Chip Design
- MIPS P8700 RISC-V Processor for Advanced Functional Safety Systems
- Boost SoC Flexibility: 4 Design Tips for Memory Subsystems with Combo DDR3/4 Interfaces