Cadence Perspective: 224G SerDes Trend and Solution
July 11, 2023
As an industry early mover to support the emerging 800G/1.6T networks, Cadence taped out the 224G-LR SerDes PHY IP on TSMC’s 3nm process at the beginning of the year and expects the silicon to arrive soon. The IP supports 1-225Gbps data rates with excellent BER at long reach (LR). The ever-increasing bandwidth requirement in hyperscale data centers is driving the rapid growth of high-speed I/O capability. The next-generation 224G serial link is here to enable the continually growing big data exchange in applications including Generative AI (GenAI) and Large Language Models (LLMs). Read this article to learn more about the 224G market trend and why Cadence’s 224G IP solution is leading the industry.
To read the full article, click here
Related Semiconductor IP
Related Blogs
- Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet
- PCIe Low-Power Validation Challenges and Potential Solutions (PIPE/L1 Substates)
- Cadence Demonstrates Complete PCIe 7.0 Solution at PCI-SIG DevCon 24
- VIP Portfolio Expands for Data-Intensive Hyperscale Data Centers, HPC, and AI/ML
Latest Blogs
- Rivian’s autonomy breakthrough built with Arm: the compute foundation for the rise of physical AI
- AV1 Image File Format Specification Gets an Upgrade with AVIF v1.2.0
- Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES
- Integrating Post-Quantum Cryptography (PQC) on Arty-Z7
- UA Link PCS customizations from 800GBASE-R Ethernet PCS Clause 172