Cadence Perspective: 224G SerDes Trend and Solution
As an industry early mover to support the emerging 800G/1.6T networks, Cadence taped out the 224G-LR SerDes PHY IP on TSMC’s 3nm process at the beginning of the year and expects the silicon to arrive soon. The IP supports 1-225Gbps data rates with excellent BER at long reach (LR). The ever-increasing bandwidth requirement in hyperscale data centers is driving the rapid growth of high-speed I/O capability. The next-generation 224G serial link is here to enable the continually growing big data exchange in applications including Generative AI (GenAI) and Large Language Models (LLMs). Read this article to learn more about the 224G market trend and why Cadence’s 224G IP solution is leading the industry.
To read the full article, click here
Related Semiconductor IP
Related Blogs
- Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet
- How 224G SerDes Unifies Today’s AI Fabrics
- PCIe Low-Power Validation Challenges and Potential Solutions (PIPE/L1 Substates)
- Cadence Demonstrates Complete PCIe 7.0 Solution at PCI-SIG DevCon 24
Latest Blogs
- Embedded Security explained: Post-Quantum Cryptography (PQC) for embedded Systems
- Accreditation Without Compromise: Making eFPGA Assurable for Decades
- Synopsys Delivers First Complete UFS 5.0 and M‑PHY v6.0 IP Solution for Next‑Gen Storage
- World First: Synopsys MACsec IP Receives ISO/PAS 8800 Certification for Automotive and Physical AI Security
- Last-level cache has become a critical SoC design element