Cadence Perspective: 224G SerDes Trend and Solution
July 11, 2023
As an industry early mover to support the emerging 800G/1.6T networks, Cadence taped out the 224G-LR SerDes PHY IP on TSMC’s 3nm process at the beginning of the year and expects the silicon to arrive soon. The IP supports 1-225Gbps data rates with excellent BER at long reach (LR). The ever-increasing bandwidth requirement in hyperscale data centers is driving the rapid growth of high-speed I/O capability. The next-generation 224G serial link is here to enable the continually growing big data exchange in applications including Generative AI (GenAI) and Large Language Models (LLMs). Read this article to learn more about the 224G market trend and why Cadence’s 224G IP solution is leading the industry.
To read the full article, click here
Related Semiconductor IP
Related Blogs
- Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet
- Cadence Introduces the Industry's First GDDR7 Verification Solution
- Cryptographic Modules Provide Critical Security in a Unified and Isolated Hardware Solution
- Cadence Demonstrates Complete PCIe 7.0 Solution at PCI-SIG DevCon 24
Latest Blogs
- ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware
- Rivos Collaborates to Complete Secure Provisioning of Integrated OpenTitan Root of Trust During SoC Production
- From GPUs to Memory Pools: Why AI Needs Compute Express Link (CXL)
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained