Uncertainty-Guided Live Measurement Sequencing for Fast SAR ADC Linearity Testing
By Thorben Schey 1, Khaled Karoonlatifi 2, Michael Weyrich 1 and Andrey Morozov 1
1 Institute of Industrial Automation and Software Engineering, University of Stuttgart, Stuttgart, Germany
2 Advantest Europe GmbH, Boblingen, Germany

Abstract
This paper introduces a novel closed-loop testing methodology for efficient linearity testing of high-resolution Successive Approximation Register (SAR) Analog-to-Digital Converters (ADCs). Existing test strategies, including histogram-based approaches, sine wave testing, and model-driven reconstruction, often rely on dense data acquisition followed by offline post-processing, which increases overall test time and complexity. To overcome these limitations, we propose an adaptive approach that utilizes an iterative behavioral model refined by an Extended Kalman Filter (EKF) in real time, enabling direct estimation of capacitor mismatch parameters that determine INL behavior. Our algorithm dynamically selects measurement points based on current model uncertainty, maximizing information gain with respect to parameter confidence and narrowing sampling intervals as estimation progresses. By providing immediate feedback and adaptive targeting, the proposed method eliminates the need for large-scale data collection and post-measurement analysis. Experimental results demonstrate substantial reductions in total test time and computational overhead, highlighting the method's suitability for integration in production environments.
Index Terms — ADC linearity testing, SAR ADC, adaptive test strategy, behavioral modeling, Extended Kalman Filter, real-time estimation, analog mixed-signal
To read the full article, click here
Related Semiconductor IP
- SAR ADC
- SAR ADC
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- Low-power 8-bit 80 MHz SAR ADC
- Low-power 8-bit 80 MHz SAR ADC
Related Articles
- UWB Time-interleaved ADC exploiting SAR
- Linearity Analysis of Source-Degenerated Differential Pairs for Wireline Applications
- Design and Implementation of Test Infrastructure for Higher Parallel Wafer Level Testing of System-on-Chip
- Early Interactive Short Isolation for Faster SoC Verification
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension