Chips in Space -- MacSpace, A Record Throughput Multi-Core Processor for Satellites
Hagay Gellis, CEVA, and Peleg Aviely, Ramon Chips
EETimes (7/28/2015 04:20 PM EDT)
MacSpace is a collaborative R&D project aiming to research and develop a many-core DSP chip and computer for use in space.
Up in the sky there are hundreds of satellites; in fact, there are currently an estimated 3600 satellites orbiting the earth. There are many usages for satellites, including weather satellites, navigation, TV broadcast, earth remote sensing, and communications. Members of the latter category are used to convey communication signals across large distances than cannot be easily linked by a direct line or cable.
Most communication satellites today actually act like a mirror: they receive signals from one station on earth, amplify these signals, and send them on to other locations on earth. The point to note here is that, other than amplifying the signal in some cases, most satellites do not perform any actual processing on the received signals.
To read the full article, click here
Related Semiconductor IP
- 5G IoT DSP
- 5G RAN DSP
- 32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP (DSP)
- Compact High-Speed 32-bit CPU Core with DSP
- 16-bit fixed-point general purpose DSP
Related Articles
- MultiVic: A Time-Predictable RISC-V Multi-Core Processor Optimized for Neural Network Inference
- Bringing Order to Multi-Core Processor Chaos
- Build low power video SoCs with programmable multi-core video processor IP
- Top 5 Reasons why CPU is the Best Processor for AI Inference
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor