Fragmentation to Standardization: Evaluating RISC-V’s Path Across Data Centers, Automotive, and Security
By Saumitra Jagdale, Open Cloudware
embedded.com, November 21, 2025
Despite being preferred by newly established companies that had the same needs for ISAs as their competition, they lacked the time and resources to deal with costly, complex proprietary ISAs.
While RISC-V was rightly preferred because of its open standard community and accessibility, it was not yet ready to replace competing architectures. Its fragmentation and immaturity often made prospective users lean back toward the secure capabilities of ARM and x86. There were also real technical challenges that, if not addressed, risked slowing RISC-V’s adoption compared to its predecessors.
How RISC-V Emerged Amid ARM and x86
Because it was so new, RISC-V had not yet matched the maturity of its counterparts, ARM and x86. With their vast ecosystems, these proprietary ISAs provided strong support for ecosystem development and performance optimization.
To read the full article, click here
Related Semiconductor IP
- Tiny, Ultra-Low-Power Embedded RISC-V Processor
- Low-Power Embedded RISC-V Processor
- Enhanced-Processing Embedded RISC-V Processor
- Vector-Capable Embedded RISC-V Processor
- Compact Embedded RISC-V Processor
Related Articles
- From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
- An Open-Source Approach to Developing a RISC-V Chip with XiangShan and Mulan PSL v2
- RISC-V in 2025: Progress, Challenges,and What’s Next for Automotive & OpenHardware
- Evaluating Lossless Data Compression Algorithms and Cores
Latest Articles
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities
- A 129FPS Full HD Real-Time Accelerator for 3D Gaussian Splatting
- SkipOPU: An FPGA-based Overlay Processor for Large Language Models with Dynamically Allocated Computation
- TensorPool: A 3D-Stacked 8.4TFLOPS/4.3W Many-Core Domain-Specific Processor for AI-Native Radio Access Networks