Fragmentation to Standardization: Evaluating RISC-V’s Path Across Data Centers, Automotive, and Security
By Saumitra Jagdale, Open Cloudware
embedded.com, November 21, 2025
Despite being preferred by newly established companies that had the same needs for ISAs as their competition, they lacked the time and resources to deal with costly, complex proprietary ISAs.
While RISC-V was rightly preferred because of its open standard community and accessibility, it was not yet ready to replace competing architectures. Its fragmentation and immaturity often made prospective users lean back toward the secure capabilities of ARM and x86. There were also real technical challenges that, if not addressed, risked slowing RISC-V’s adoption compared to its predecessors.
How RISC-V Emerged Amid ARM and x86
Because it was so new, RISC-V had not yet matched the maturity of its counterparts, ARM and x86. With their vast ecosystems, these proprietary ISAs provided strong support for ecosystem development and performance optimization.
To read the full article, click here
Related Semiconductor IP
- Compact Embedded RISC-V Processor
- Highly configurable HW PQC acceleration with RISC-V processor for full CPU offload
- Vector-Capable Embedded RISC-V Processor
- Tiny, Ultra-Low-Power Embedded RISC-V Processor
- Enhanced-Processing Embedded RISC-V Processor
Related Articles
- IoT Security: Exploring Risks and Countermeasures Across Industries
- From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
- An Open-Source Approach to Developing a RISC-V Chip with XiangShan and Mulan PSL v2
- RISC-V in 2025: Progress, Challenges,and What’s Next for Automotive & OpenHardware
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor