Embedded test offers unique value for serial I/O
Aug 6, 2007 (11:01 AM), Embedded Systems Design
Although incorporating high-speed serial buses into embedded systems solves many problems, the design and validation processes differ and aren't well understood.
As technology progresses, the electronics industry continually reinvents itself. Embedded systems designers know this story well, many having developed applications across generations of evolving electronics technology and microprocessors.
Along the way, as basic hardware and software have evolved, so too have the methods for developing and debugging systems. Today, most microprocessors incorporate on-chip debug resources that enable the use of a low-cost hardware interface for development and testing. This type of debugging, called embedded test, is significantly aiding the growth of embedded systems and will make designing systems with high-speed serial I/O more efficient.
The economics of silicon is now making it possible for the electronics industry to take advantage of some of the advances made in the communications industry over the past 30 years, specifically the use of serial interfaces. As digital systems struggle to keep pace with the bandwidth of optical systems for the large-scale, high-speed data transmission, the ever-increasing need for speed and overall processing throughput has driven the evolution of parallel-bus structures to their practical limits. To gain more processing bandwidth, the PC industry is looking at high-speed serial interfaces, evidenced by the rapid growth of bus standards like PCI-Express.
As the PC industry adopts serial interfaces, these technologies are becoming more accepted and entrenched. Implementation costs start dropping, which means serial interfaces are now making in-roads into lower-cost PC products and mainstream digital products--in other words, embedded systems. Once again, we see that evolutionary process: as embedded systems and their associated microprocessors pick up the new technology, design teams must adopt new development and debug methods to take advantage of high-speed serial interfaces.
To read the full article, click here
Related Semiconductor IP
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
Related White Papers
- An Industrial Overview of Open Standards for Embedded Vision and Inferencing
- Optimizing embedded software for real-time multimedia processing
- Quality Assurance for Embedded Systems
- Design and Implementation of Test Infrastructure for Higher Parallel Wafer Level Testing of System-on-Chip
Latest White Papers
- On the Thermal Vulnerability of 3D-Stacked High-Bandwidth Memory Architectures
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions