Optimizing Automated Test Equipment for Quality and Complexity
By Jeorge Hurtarte, Teradyne (August 28, 2024)
AI is changing our world, driving unprecedented growth and innovation. High-performance chips at the heart of this revolution are marked by increasing complexity, precision requirements and integration of advanced technologies.
This explosive change is creating new demands on digital technology and the automated test systems on which semiconductor manufacturing relies. It is a comprehensive shift that demands flexible testing strategies to address new process architectures, heterogeneous packaging, and the complexities of hardware and software integration.
Today’s semiconductor test industry employs a multifaceted approach to tackle these diverse challenges. By advancing test equipment, integrating AI, adopting new standards, and optimizing test processes, the automated test equipment (ATE) industry is ensuring that it can keep pace with the rapid evolution of semiconductor technology and the needs of manufacturers.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
- Parameterizable compact BCH codec
Related Articles
- Design and Implementation of Test Infrastructure for Higher Parallel Wafer Level Testing of System-on-Chip
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- Modeling and Optimizing Performance Bottlenecks for Neuromorphic Accelerators
- Shifting from functional to structured techniques improves test quality
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension