Optimizing Automated Test Equipment for Quality and Complexity
By Jeorge Hurtarte, Teradyne (August 28, 2024)
AI is changing our world, driving unprecedented growth and innovation. High-performance chips at the heart of this revolution are marked by increasing complexity, precision requirements and integration of advanced technologies.
This explosive change is creating new demands on digital technology and the automated test systems on which semiconductor manufacturing relies. It is a comprehensive shift that demands flexible testing strategies to address new process architectures, heterogeneous packaging, and the complexities of hardware and software integration.
Today’s semiconductor test industry employs a multifaceted approach to tackle these diverse challenges. By advancing test equipment, integrating AI, adopting new standards, and optimizing test processes, the automated test equipment (ATE) industry is ensuring that it can keep pace with the rapid evolution of semiconductor technology and the needs of manufacturers.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- UA Link DL IP core
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
Related Articles
- Design and Implementation of Test Infrastructure for Higher Parallel Wafer Level Testing of System-on-Chip
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- Modeling and Optimizing Performance Bottlenecks for Neuromorphic Accelerators
- Shifting from functional to structured techniques improves test quality
Latest Articles
- Analog Foundation Models
- Modeling and Optimizing Performance Bottlenecks for Neuromorphic Accelerators
- RISC-V Based TinyML Accelerator for Depthwise Separable Convolutions in Edge AI
- Exclude Smart in Functional Coverage
- A 0.32 mm² 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection