Choosing an effective embedded SoC ASIC design strategy
Sunit Bansal, Freescale Semiconductor Inc.
EETimes (12/13/2010 8:18 PM EST)
In large and complex system-0n-chip ASIC design, two of the most challenging tasks are those involving design closure, timing routing and power.
It is a tedious task to converge on timing and routing, owing to the limitations of design size and the memory-intensive calculations. Essentially, it is dependent on the design size that an EDA tool can handle.
In such cases, it is advisable to go for a hierarchical approach instead of a flat top. Generally, the blocks are demarcated on the basis of functionality, backward compatibility, third party IP etc.
This article details the difference in terms of runtimes, routing congestion, timing summary and utilization for a design that is done as hierarchical vs. the same design using the flat approach.
To read the full article, click here
Related Semiconductor IP
- Securyzr™ neo Core Platform
- 112G Multi-SerDes
- SHA3 Cryptographic Hash Cores
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
Related White Papers
- Optimize SoC Design with a Network-on-Chip Strategy
- FPGA to ASIC Strategy for Communication SoC Designs
- An Efficient Device for Forward Collision Warning Using Low Cost Stereo Camera & Embedded SoC
- The evolution of embedded devices: Addressing complex design challenges
Latest White Papers
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- A logically correct SoC design isn’t an optimized design
- AI in VLSI Physical Design: Opportunities and Challenges
- cMPI: Using CXL Memory Sharing for MPI One-Sided and Two-Sided Inter-Node Communications