EDA Finds a Common Framework for AI
By David White, Cadence
EETimes (April 29, 2019)
There's a model emerging for designing commercial decision systems such as EDA tools with embedded machine learning, writes an AI expert at Cadence in the first installment of a two-part article.
Last year, I was asked to serve on a panel at the NATO Science and Technology Board meeting. The group included folks from the various NATO countries working on AI and machine learning, mostly for applications associated with military-related operations, logistics, piloting, and surveillance-related decision-making. Over the past six months, our discussions have continued as we see more commonality with the military and aerospace communities in the area of AI-based applications for complex decision systems.
My talk was focused on the use of AI and other technologies to improve electronic design automation given that the cost, performance, and reliability of electronics is critical to the mission success of many systems and vehicles. There are also growing concerns about the cost of electronics development and processes related to the verification and support of next-generation AI chips, whether they use conventional or neuromorphic architectures.
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- SLM SHS IP
- SLM High-Speed Access & Test IP
Related White Papers
- AI Challenges for Next-Gen EDA
- Right Python Framework Selection for Automation Testing
- Selection of FPGAs and GPUs for AI Based Applications
- The benefit of non-volatile memory (NVM) for edge AI
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design