EDA Finds a Common Framework for AI
By David White, Cadence
EETimes (April 29, 2019)
There's a model emerging for designing commercial decision systems such as EDA tools with embedded machine learning, writes an AI expert at Cadence in the first installment of a two-part article.
Last year, I was asked to serve on a panel at the NATO Science and Technology Board meeting. The group included folks from the various NATO countries working on AI and machine learning, mostly for applications associated with military-related operations, logistics, piloting, and surveillance-related decision-making. Over the past six months, our discussions have continued as we see more commonality with the military and aerospace communities in the area of AI-based applications for complex decision systems.
My talk was focused on the use of AI and other technologies to improve electronic design automation given that the cost, performance, and reliability of electronics is critical to the mission success of many systems and vehicles. There are also growing concerns about the cost of electronics development and processes related to the verification and support of next-generation AI chips, whether they use conventional or neuromorphic architectures.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- A Reconfigurable Framework for AI-FPGA Agent Integration and Acceleration
- AI Challenges for Next-Gen EDA
- Why Interlaken is a great choice for architecting chip to chip communications in AI chips
- 40G UCIe IP Advantages for AI Applications
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events