AI Challenges for Next-Gen EDA
By David White, Cadence
EETimes (May 3, 2019)
In the second of a two-part series, an AI expert at Cadence discusses the challenges applying to EDA tools an emerging model for machine learning in decision-support systems.
In an earlier article, I presented a common framework for adaptive decision processes discussed at a NATO science and board meeting I attended. Here, I will discuss common challenges shared across several industries that presented there and that we continue to discuss and work on today.
I participated in a panel on the topic where members represented logistics, operations, transportation, and surveillance as well as electronics design. The number of challenges we shared was amazing.
In real-time continuous learning, unobservable factors may exist in the use model or environment or observable factors may change over time. The uncertainty requires an ability to detect anomalies and adapt quickly.
However, we must ensure systems adapt in a stable way and we know when things change. So, we need formal verification processes to ensure stable learning and robust reactions to unexpected inputs.
To read the full article, click here
Related White Papers
- New PCIe Gen6 CXL3.0 retimer: a small chip for big next-gen AI
- Leveraging RISC-V as a Unified, Heterogeneous Platform for Next-Gen AI Chips
- The challenges of nextgen multicore networks-on-chip systems: Part 1
- The challenges of next-gen multicore networks-on-chip systems: Part 2
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design