40G UCIe IP Advantages for AI Applications
By Aparna Tarde, Sr. Technical Product Manager and Manuel Mota, Sr. Product Manager - Synopsys
The deployment of generative AI in the devices we use every day is growing, driving demand for large language model sizes and higher compute performance. According to a presentation by Yole Group at the 2024 OCP Regional Summit, ‘For training on GPT-3 with 175 billion parameters, we estimate that between 6,000 and 8,000 A100 GPUs would have required up to a month to complete.’ Growing HPC and AI compute performance requirements are driving the deployment of multi-die designs, integrating multiple heterogeneous or homogenous dies in a single standard or advanced package. For AI workloads to be processed reliably at a fast rate, the die-to-die interface in multi-die designs must be robust, low latency, and most importantly high bandwidth. This article outlines the need for 40G UCIe IP in AI data center chips leveraging multi-die designs.
To read the full article, click here
Related Semiconductor IP
- UCIe Controller baseline for Streaming Protocols for ASIL B Compliant, AEC-Q100 Grade 2
- UCIe D2D Adapter
- UCIe Die-to-Die Chiplet Controller
- UCIe Controller add-on CXL3 Protocol Layer
- UCIe Controller add-on CXL2 Protocol Layer
Related White Papers
- 40G UCIe IP Advantages for AI Applications
- Selection of FPGAs and GPUs for AI Based Applications
- Menta eFPGA IP for Edge AI
- Generative AI for Analog Integrated Circuit Design: Methodologies and Applications
Latest White Papers
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions
- How Mature-Technology ASICs Can Give You the Edge
- Exploring the Latest Innovations in MIPI D-PHY and MIPI C-PHY