System Verilog + OVM: Mitigating Verification Challenges & Maximizing Reusability By December 14, 2009