Do we need an international EDA roadmap?
J. Borel (JB-R&D), H-P Koch and Michel Burle (Catrene org.), A. B. Kahng (ucsd)
9/7/2010 7:26 AM EDT
1. Introduction
EDA has long been considered as a “soft business” led by a limited number of companies, mostly located in the United States (in the early 1980s) and competing on the basis of functionalities sometimes in a closed environment to sell their incomplete offering to their customers.
This situation has forced some of their ASIC customers, at that time, to develop internally EDA packages (such as hardware synthesis), a costly and limited solution for a semiconductor company.
Libraries then started to be developed internally, creating large teams of very skilled experts within one single company and at unaffordable costs…but nothing changed at EDA suppliers.
There were few early startups developments, some of them bringing some degree of innovation at the industrial level on a limited area of the design flow around 1975 both in the United States (e.g. Stanford) and in Europe (The Computer Science and Applied Mathematics Institute of Grenoble (IMAG) developed the first electrical simulation tool called IMAG XX).
At this point of time, more complex chips were developed driving the need for more industrial solutions, and EDA tool suppliers in the United States started selling more dedicated tools such as synthesis, place and route operating as “standalone” tools and often from various EDA providers.
Some developments at universities (above-mentioned IMAG simulator) or internally at semiconductor companies were achieved when the design flow was missing these functions.
Industrial solutions started to appear later from the United States (Cadence, Synopsys, Mentor), each company having a dedicated field of expertise with tools operated in standalone mode by ASIC designers. This situation is still mostly true, and companies individually have made significant progress in their fields of expertise through consolidations.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- Map drives EDA vendors
- EDA leaders trade places
- Chip IP revenues fall, but overall EDA remains healthy in Q1, says group
- Processor technology pace may slightly accelerate in 2001 technology roadmap
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension