Using scheduled cache modeling to reduce memory latencies in multicore DSP designs By October 14, 2009
Clock sources with integrated power supply noise rejection simplify power supply design in FPGA-based systems By October 8, 2009