Using switched capacitors to create programmable analog logic blocks in mixed-signal designs
Sachin Gupta, Cypress Semiconductor
EETimes (8/18/2010 2:18 AM EDT)
Any physical system design needs both analog and digital functionality. Achieving a modular, programmable design is crucial for the demanding applications of future, which has led to more and more designs integrating subsystems and using mixed-signal architectures.
Scalability as well as dynamic changes in customer requirements are two of the challenges designers face when implementing a system using fixed-function components. A modular, programmable design helps overcome the issues associated with the porting of designs to different devices at a later stage in a product’s lifecycle.
For these kinds of applications, a programmable design allows a more flexible approach compared to fixed-function implementations. Achieving such flexibility in the analog domain, however, has been a challenge for developers. The use of switched capacitor circuits greatly helps resolve this issue
Switched capacitor blocks are the basic building blocks of a programmable analog solution. They enable the integration of both analog and digital functions onto a single chip and define today’s true system-on-chip (SoC) architectures. Conventional analog signal processing circuits use continuous time circuits consisting of resistors, capacitors and operational amplifiers.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
- Parameterizable compact BCH codec
Related Articles
- Embedded Systems: Programmable Logic -> Programming enters designer's core
- Embedded Systems: Programmable Logic -> Common gateway networks enable remote programs
- Embedded Systems: Programmable Logic -> FPGAs don remote reprogram habits
- Embedded Systems: Programmable Logic -> Embarrassment of riches hinders proper use of Moore's Law
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension