Power-efficient SDR platform handles multimode 4G
Itay Lusky, Altair Semiconductor
9/11/2010 10:24 PM EDT
The mobile Internet era is spurring development of multiple 4G technologies; not just 3GPP-LTE, but other 4G standards, including Mobile WiMax 802.16e and Japanese XG-PHS, are gaining global footprints. The proliferation of multiple legacy 2G and 3G technologies magnifies the need for development of multimode devices, including chip sets that can process a variety of broadband technologies while handling high throughput at low power consumption.
The cellular market’s fragmentation raises the need for a programmable platform; indeed, development of a powerful yet power-efficient programmable platform is not a new idea. Not until now, however, have such platforms been both technologically feasible and cost-effective.
This article presents the fundamental concepts of 4G technologies; describes the challenges in developing an efficient 4G user equipment (UE) solution and explains why software-defined radio technology is an excellent means for implementing it efficiently; and describes a unique SDR architecture allowing a programmable, powerful yet power-efficient implementation.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related Articles
- A 4GHz fractional-N synthesizer for multi-mode wireless applications
- Pondering the SoC platform
- Panel finds many ways to build a platform
- Platform approach speeds MIPS-based SoCs
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor