Power-efficient SDR platform handles multimode 4G
Itay Lusky, Altair Semiconductor
9/11/2010 10:24 PM EDT
The mobile Internet era is spurring development of multiple 4G technologies; not just 3GPP-LTE, but other 4G standards, including Mobile WiMax 802.16e and Japanese XG-PHS, are gaining global footprints. The proliferation of multiple legacy 2G and 3G technologies magnifies the need for development of multimode devices, including chip sets that can process a variety of broadband technologies while handling high throughput at low power consumption.
The cellular market’s fragmentation raises the need for a programmable platform; indeed, development of a powerful yet power-efficient programmable platform is not a new idea. Not until now, however, have such platforms been both technologically feasible and cost-effective.
This article presents the fundamental concepts of 4G technologies; describes the challenges in developing an efficient 4G user equipment (UE) solution and explains why software-defined radio technology is an excellent means for implementing it efficiently; and describes a unique SDR architecture allowing a programmable, powerful yet power-efficient implementation.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- A 4GHz fractional-N synthesizer for multi-mode wireless applications
- Pondering the SoC platform
- Panel finds many ways to build a platform
- Platform approach speeds MIPS-based SoCs
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS