ADC IP
An ADC IP, or Analog-to-Digital Converter, is an IP block that converts an analog signal into a digital one, as its name implies. It enables a digital chip to interface with the analog world. The output of the ADC is expressed as binary or digital numeric values.
Analog signals are continuous in both time and amplitude, whereas the digital output from an ADC is discrete in nature because the input signal has been sampled.
There are several types of ADCs, each differing in how the conversion is implemented in hardware. One common type is the Flash ADC, known for its extremely high speed and parallel architecture. It consists of multiple comparators, each comparing the input signal against a range of reference voltages. The results are then processed by a logic circuit. Although Flash ADCs are very fast, they are typically large, expensive, and limited in resolution due to their complex parallel design.
Another widely used and modern design is the Successive Approximation Register (SAR) ADC. This type uses digital logic to iteratively approximate the analog input signal. A comparator with a narrow input range, combined with an internal Digital-to-Analog Converter (DAC), refines the estimate step by step. Each approximation is stored in a Successive Approximation Register, enabling efficient and accurate conversion.
Related Articles
- Uncertainty-Guided Live Measurement Sequencing for Fast SAR ADC Linearity Testing
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
- Three ways of looking at a sigma-delta ADC device
- Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
- Save power in IoT SoCs by leveraging ADC characteristics
Related Products
- 12bit, 640Msps Dual channel IQ ADC IP Core
- PVT sensor integrated SAR ADC in 12nm
- 24bit 96KHz Audio Codec low power ADC IP core
- 16bit 100Ksps low power SAR ADC IP core
- 16bit 80Ksps - 256Ksps low power SAR ADC IP core
See all 811 related products in the Catalog
Related News
- Brite Semiconductor Releases 40nm 16-bit 4Msps High-Performance SAR ADC IP, Powering Industrial and Automotive Applications
- Perceptia Announces Availability of Cryogenic 10-bit ADC and DAC IP in GF 22FDX
- Omni Design Technologies Tapes Out Ultra-High-Speed 64GSPS ADC on TSMC N3 process
- ADC IP - 14-Bit, 4.32 GSps Silicon-Proven: Now Available for Whitebox Licensing with No Royalty
- 16-Bit, 5MSPS SAR ADC IP Core Silicon-Proven: Delivers Superior Dynamic Performance with Flexible Resolution Modes for Next-Generation Applications
The Pulse
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’
- OpenAI and Broadcom unveil LLM-optimized inference chip
- What the Cyber Resilience Act means for the future of chip design
- RAAAM Selects Avnet ASIC as its VCA Partner for TSMC’s 2nm GCRAM Development and Qualification
- IBM Debuts World’s First Sub-1 Nanometer Chip Technology
- Panmnesia Unveils Next-Stage CXL Switch and Controller at ISCA 2026
- Akeana Collaborates with Samsung Electronics, fast-tracking RISC-V Customers, Ecosystem for Server and Agentic AI Silicon
- Arteris Technology Licensed by SiEngine for Next – Generation Automotive SoCs
- When Your IP Vendor Has Operated 150,000 Base Stations: Introducing Viettel Semiconductor
- Innatera and Akeana collaborate to advance energy-efficient RISC-V compute for edge AI
- SOC-E and SafeCore Devices to unveil a new TSN End Point IP Core: AeroTSN-EP
- RISC-V Market Leadership Helped Andes Technology Drive Cumulative Shipments of AndesCore-Powered™ SoCs Beyond the 20 Billion Mark