ADC IP
An ADC IP, or Analog-to-Digital Converter, is an IP block that converts an analog signal into a digital one, as its name implies. It enables a digital chip to interface with the analog world. The output of the ADC is expressed as binary or digital numeric values.
Analog signals are continuous in both time and amplitude, whereas the digital output from an ADC is discrete in nature because the input signal has been sampled.
There are several types of ADCs, each differing in how the conversion is implemented in hardware. One common type is the Flash ADC, known for its extremely high speed and parallel architecture. It consists of multiple comparators, each comparing the input signal against a range of reference voltages. The results are then processed by a logic circuit. Although Flash ADCs are very fast, they are typically large, expensive, and limited in resolution due to their complex parallel design.
Another widely used and modern design is the Successive Approximation Register (SAR) ADC. This type uses digital logic to iteratively approximate the analog input signal. A comparator with a narrow input range, combined with an internal Digital-to-Analog Converter (DAC), refines the estimate step by step. Each approximation is stored in a Successive Approximation Register, enabling efficient and accurate conversion.
Related Articles
- Uncertainty-Guided Live Measurement Sequencing for Fast SAR ADC Linearity Testing
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
- Three ways of looking at a sigma-delta ADC device
- Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
- Save power in IoT SoCs by leveraging ADC characteristics
Related Products
- 12bit, 640Msps Dual channel IQ ADC IP Core
- PVT sensor integrated SAR ADC in 12nm
- 24bit 96KHz Audio Codec low power ADC IP core
- 16bit 100Ksps low power SAR ADC IP core
- 16bit 80Ksps - 256Ksps low power SAR ADC IP core
See all 817 related products in the Catalog
Related News
- Perceptia Announces Availability of Cryogenic 10-bit ADC and DAC IP in GF 22FDX
- Omni Design Technologies Tapes Out Ultra-High-Speed 64GSPS ADC on TSMC N3 process
- ADC IP - 14-Bit, 4.32 GSps Silicon-Proven: Now Available for Whitebox Licensing with No Royalty
- 16-Bit, 5MSPS SAR ADC IP Core Silicon-Proven: Delivers Superior Dynamic Performance with Flexible Resolution Modes for Next-Generation Applications
- Silicon-Proven 14-Bit 4.32 GSps Wide Band ADC IP Core with Time-Interleaved Pipeline Architecture Now Available for Whitebox Licensing with No Royalty Fees
The Pulse
- aiMotive announces aiWare5, delivering unrivalled flexibility and scalability for L2+ to L4 automotive AI workloads
- Why Vision LLMs Force A Rethink Of Edge AI Hardware
- eFPGA: The ASIC Power-Up, Not an Off-the-Shelf Substitute
- IC Manage GDP-AI Transforms IP Lifecycle Management with Generative and Agentic AI
- BrainChip Expands AI Ecosystem with Strategic Software Partners
- Cadence Joins OpenTitan as a Tools Partner to Accelerate Open-Source Silicon Security
- TES is extending its on-chip sensor IP portfolio
- UMC Announces Release of 14nm eHV FinFET Platform, Advancing Innovation in Next-Generation Smartphone Displays
- Weebit Nano raises $15 million via strongly supported SPP
- Fractile raises $220M to build the next generation of inference hardware
- Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA
- QuickLogic Announces New Seven-Figure FPGA Hard IP Contract
- A Reconfigurable Multiplier Architecture for Error-Resilient Applications in RISC-V Core
- Siemens democratizes EDA software access for European electronics industry through the Chips JU European Chips Design Platform (EuroCDP) project
- Siemens unveils AI-powered library characterization to accelerate semiconductor design