ADC IP
An ADC IP, or Analog-to-Digital Converter, is an IP block that converts an analog signal into a digital one, as its name implies. It enables a digital chip to interface with the analog world. The output of the ADC is expressed as binary or digital numeric values.
Analog signals are continuous in both time and amplitude, whereas the digital output from an ADC is discrete in nature because the input signal has been sampled.
There are several types of ADCs, each differing in how the conversion is implemented in hardware. One common type is the Flash ADC, known for its extremely high speed and parallel architecture. It consists of multiple comparators, each comparing the input signal against a range of reference voltages. The results are then processed by a logic circuit. Although Flash ADCs are very fast, they are typically large, expensive, and limited in resolution due to their complex parallel design.
Another widely used and modern design is the Successive Approximation Register (SAR) ADC. This type uses digital logic to iteratively approximate the analog input signal. A comparator with a narrow input range, combined with an internal Digital-to-Analog Converter (DAC), refines the estimate step by step. Each approximation is stored in a Successive Approximation Register, enabling efficient and accurate conversion.
Related Articles
- Uncertainty-Guided Live Measurement Sequencing for Fast SAR ADC Linearity Testing
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
- Three ways of looking at a sigma-delta ADC device
- Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
- Save power in IoT SoCs by leveraging ADC characteristics
Related Products
- 12bit, 640Msps Dual channel IQ ADC IP Core
- PVT sensor integrated SAR ADC in 12nm
- 24bit 96KHz Audio Codec low power ADC IP core
- 16bit 100Ksps low power SAR ADC IP core
- 16bit 80Ksps - 256Ksps low power SAR ADC IP core
See all 817 related products in the Catalog
Related News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Brite Semiconductor Releases 40nm 16-bit 4Msps High-Performance SAR ADC IP, Powering Industrial and Automotive Applications
- Perceptia Announces Availability of Cryogenic 10-bit ADC and DAC IP in GF 22FDX
- Omni Design Technologies Tapes Out Ultra-High-Speed 64GSPS ADC on TSMC N3 process
- ADC IP - 14-Bit, 4.32 GSps Silicon-Proven: Now Available for Whitebox Licensing with No Royalty
The Pulse
- How Cache Coherency Simplifies AI Software
- Multiple neuromorphic chips, one grid, no new middleware
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Achronix Announces Availability of High-Performance JESD204C IP Core for Speedster7t FPGAs
- Embedded Security explained: Digital signatures
- Apple’s processor cadence: A pending stutter-step for improved long-term edge inference?