Three ways of looking at a sigma-delta ADC device
By Vladyslav Kozlov, Dialog Semiconductor, a Renesas company
The growing availability of digital ICs like microcontrollers, microprocessors, and field-programmable gate arrays (FPGAs) allows developers to use complex digital processing techniques rather than analog signal conditioning. For this reason, analog-to-digital converters (ADCs) have become a widely-used component in mixed-signal circuits.
There are many types of ADCs: successive-approximation ADCs, sigma-delta (ΣΔ) ADCs, direct-conversion ADCs, capacitor charge/discharge-based ADCs, ADCs with voltage-to-frequency converters, and others. All these ADCs provide different accuracy characteristics, sampling rate limitations, and cost points.
This article outlines three major design considerations for selecting a ΣΔ ADC.
To read the full article, click here
Related Semiconductor IP
- Sigma-Delta ADC
- 10Bit 25MHz sigma-delta ADC for VT sensor on SMIC 40nm
- 14-Bit 25MSPS Sigma-Delta ADC with PGA - SMIC 40nm
- 14-Bit 25MSPS Sigma-Delta ADC with PGA - SMIC 40nm
- 14-Bit 25MSPS Sigma-Delta ADC with PGA - SMIC 40nm
Related White Papers
- MIPI in next generation of AI IoT devices at the edge
- Choosing a Processor for Machine Learning at the Edge
- SRAM PUF: A Closer Look at the Most Reliable and Most Secure PUF
- Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
Latest White Papers
- DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
- ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- A logically correct SoC design isn’t an optimized design