Rambus Boosts AI Performance with 9.6 Gbps HBM3 Memory Controller IP
SAN JOSE, Calif. – Oct. 25, 2023 – Rambus Inc. (NASDAQ: RMBS), a premier chip and silicon IP provider making data faster and safer, today announced that the Rambus HBM3 Memory Controller IP now delivers up to 9.6 Gigabits per second (Gbps) performance supporting the continued evolution of the HBM3 standard. With a 50% increase over the HBM3 Gen1 data rate of 6.4 Gbps, the Rambus HBM3 Memory Controller can enable a total memory throughput of over 1.2 Terabytes per second (TB/s) for training of recommender systems, generative AI and other demanding data center workloads.
“HBM3 is the memory of choice for AI/ML training, with large language models requiring the constant advancement of high-performance memory technologies,” said Neeraj Paliwal, general manager of Silicon IP at Rambus. “Thanks to Rambus innovation and engineering excellence, we’re delivering the industry’s leading-edge performance of 9.6 Gbps in our HBM3 Memory Controller IP.”
“HBM is a crucial memory technology for faster, more efficient processing of large AI training and inferencing sets, such as those used for generative AI,” said Soo-Kyoum Kim, vice president, memory semiconductors at IDC. “It is critical that HBM IP providers like Rambus continually advance performance to enable leading-edge AI accelerators that meet the demanding requirements of the market.”
HBM uses an innovative 2.5D/3D architecture which offers a high memory bandwidth and low power consumption solution for AI accelerators. With excellent latency and a compact footprint, it has become a leading choice for AI training hardware.
The Rambus HBM3 Memory Controller IP is designed for use in applications requiring high memory throughput, low latency and full programmability. The Controller is a modular, highly configurable solution that can be tailored to each customer’s unique requirements for size and performance. Rambus provides integration and validation of the HBM3 Controller with the customer’s choice of third-party HBM3 PHY.
Rambus HBM3 Controller Block Diagram
Availability and Additional Information:
The Rambus HBM3 Memory Controller is available for licensing today. Learn more at www.rambus.com/interface-ip/hbm/
Related Semiconductor IP
- HBM3 PHY V2 - TSMC N3E
- HBM3 PHY V2 (Hard) - TSMC N3P
- HBM3 PHY - TSMC N6
- HBM3 PHY - TSMC N5 1.2V
- HBM3 PHY (Hard 1) - TSMC N6
Related News
- OPENEDGES Completes the Tapeout of the 7nm HBM3 Memory Subsystem (PHY & Memory Controller) Test chip
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Mobiveil's PSRAM Controller IP Lets SoC Designers fully Leverage AP Memory's Ultra High Speed (UHS) PSRAM Memory
- Rambus Announces Industry-First HBM4 Controller IP to Accelerate Next-Generation AI Workloads
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers