Rambus Preps for HBM3
By Gary Hilson, EETimes (August 23, 2021)
Final specifications for High Bandwidth Memory (HBM) 3 haven’t been finalized, but that’s not preventing Rambus from laying the groundwork for its adoption, driven by the memory bandwidth requirements of for AI and machine learning model training.
The silicon IP vendor has released its HBM3-ready memory interface consisting of a fully integrated physical layer (PHY) and digital memory controller, the latter drawing on intellectual property from its recent acquisition of Northwest Logic.
The subsystem supports data rates of up to 8.4 Gbps, leveraging decades of experience in high-speed signaling expertise as well as 2.5D memory system architecture design and enablement, said Frank Ferro, senior director of product marketing for IP cores. By delivering 1 terabyte per second of bandwidth, Rambus’ HBM3-compliant memory interface is said to double the performance of high-end HBM2E memory subsystems.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for HBM3
- TSMC CLN7FF HBM3 PHY
- HBM3 Synthesizable Transactor
- HBM3 Memory Model
- HBM3 DFI Verification IP
Related News
- Rambus Boosts AI Performance with 9.6 Gbps HBM3 Memory Controller IP
- Rambus Advances AI/ML Performance with 8.4 Gbps HBM3-Ready Memory Subsystem
- Rambus Closes Sale of Payments and Ticketing Businesses to Visa
- Dr. Necip Sayiner Joins Rambus Board of Directors
Latest News
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®
- Baya Systems, Imagination Technologies and Andes Technology to Present on Heterogeneous Compute Architectures at Andes RISC-V CON Silicon Valley
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- Crypto Quantique announces QRoot Lite – a lightweight and configurable root-of-trust IP for resource-constrained IoT devices