Commentary: ESL success demands outsourcing
Bryn Parry and Christopher Lennard, ARM
(01/05/2007 2:40 PM EST), EE Times
Job applications are up on corporate websites: seeking engineer with C++ / SystemC experience, knowledge of the hardware development process, experience in system verification, 3 to 5 years experience in system-on-chip design, understanding of OS porting issues a plus. Critical position, starts immediately!
It's just a call for an electronic system level (ESL) engineer, but the phone stays silent. Why? In 2000, ESL became the "next big thing" for business and universities, but the lack of sufficiently qualified engineering is still throttling the up-take of system-level design.
In 2007, the intellectual property (IP) and EDA industry businesses that have invested in ESL need to take a hard and practical look at themselves. Theoretically, it is obvious how system-level design can improve product quality and time to market by enabling fast simulation platforms and early design exploration. Practically, it is a much different story.
To read the full article, click here
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- Commentary: Why it's time to redefine ESL
- Commentary: How ESL can regain credibility
- Commentary: ESL should drive emulation
- Commentary: ANSI C won't work for ESL
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale