Commentary: ESL success demands outsourcing
Bryn Parry and Christopher Lennard, ARM
(01/05/2007 2:40 PM EST), EE Times
Job applications are up on corporate websites: seeking engineer with C++ / SystemC experience, knowledge of the hardware development process, experience in system verification, 3 to 5 years experience in system-on-chip design, understanding of OS porting issues a plus. Critical position, starts immediately!
It's just a call for an electronic system level (ESL) engineer, but the phone stays silent. Why? In 2000, ESL became the "next big thing" for business and universities, but the lack of sufficiently qualified engineering is still throttling the up-take of system-level design.
In 2007, the intellectual property (IP) and EDA industry businesses that have invested in ESL need to take a hard and practical look at themselves. Theoretically, it is obvious how system-level design can improve product quality and time to market by enabling fast simulation platforms and early design exploration. Practically, it is a much different story.
To read the full article, click here
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- Commentary: Why it's time to redefine ESL
- Commentary: How ESL can regain credibility
- Commentary: ESL should drive emulation
- Commentary: ANSI C won't work for ESL
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions