Commentary: Why it's time to redefine ESL
By Steve Glaser, Cadence Design Systems
Nov 3 2006 (13:48 PM), Courtesy of EE Times
Electronic system level (ESL) has frequently been characterized as the new frontier in the EDA industry as we move to higher levels of abstraction and advanced automation. However, there have been few companies able to deliver solutions that offer the ease of adoption, robustness, and measurable value necessary to support a sustained, profitable business. This is mostly because the ESL "definition" itself has remained ambiguous, causing many to wonder — what really is ESL and will it ever deliver on its promises?
Most of what is thought of as traditional ESL is design-centric. Current solutions are targeted to C-based systems designers, and are isolated from those driving the functional verification process, enforcing the system specifications across the entire project at block, chip and system levels.
As a result, today's narrow and isolated ESL "solutions" end up missing the mark, resulting in more questions than answers. So we are left with a user community unable to embrace the vast potential and visibility of ESL within the EDA industry.
What if system-level design solutions were not isolated from the rest of the design and verification activities? Should the ESL market definition include newer system-level verification solutions? Should software integration and verification be part of ESL, even if it doesn't use C-level models?
Should systems integration and verification towards the end of the design process be considered a necessary part of an ESL solution? Is hardware emulation considered part of ESL, since 80 percent of its users are verifying software and systems with it? Is system-level really about system-level abstractions or system-wide scope? Maybe the ESL definition should be revisited.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
- Verification IP for DisplayPort/eDP
- Wirebond Digital and Analog Library in TSMC 65nm
Related News
- Commentary: Why we don't have IP quality yet (by Larry Cooke, VSI)
- The IP double standard: Why is it OK to pay for innovation in a product, but not when innovation is the product?
- Commentary: ESL success demands outsourcing
- Commentary: How ESL can regain credibility
Latest News
- Movellus and RTX’s SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- DARPA Selects Cerebras to Deliver Next Generation, Real-Time Compute Platform for Advanced Military and Commercial Applications
- Rapidity Space to Demonstrate Performance Capabilities of the GR765 Platform with SIMD Support
- Telestream Integrates intoPIX’s JPEG XS Technology into PRISM for Advanced IP Video Monitoring
- UMC Unveils New Fab Expansion in Singapore in Grand Opening Ceremony