Commentary: ESL should drive emulation
(04/13/2007 3:07 PM EDT), EE Times
Conventional wisdom says that when it comes to design, you can either have a design that simulates quickly, but is not accurate. Or, you can have one that is hardware accurate but runs far too slowly for meaningful software debug or architectural performance analysis.
There are hardware acceleration-based techniques that range from off-the-shelf field programmable gate array (FPGA) boards to emulation platforms and multi-million dollar hardware accelerators that can take a detailed hardware implementation and speed up its execution. All require a register transfer level (RTL) representation of the design, which, of course, brings in a new consideration — the time and cost that it takes to develop an RTL model.
While it is relatively inexpensive and quick to develop a functional model, it is time and resource consuming to develop RTL code. These models cannot be developed in a timely fashion to affect design decisions. Further, as software becomes more of a bottleneck to shipping a product, there is a huge need for a platform on which one can begin software testing earlier in the development process.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- Commentary: Why it's time to redefine ESL
- Commentary: ESL success demands outsourcing
- Commentary: How ESL can regain credibility
- Commentary: ANSI C won't work for ESL
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications