Arteris FlexNoC Interconnect IP is Licensed by Nextchip for Automotive Advanced Driver Assistance Systems (ADAS)
Complete interconnect IP solution accelerates image processing system-on-chip (SoC) development
CAMPBELL, Calif. – February 7, 2017 – Arteris Inc., the innovative supplier of silicon-proven commercial system-on-chip (SoC) interconnect IP, today announced that Nextchip has licensed Arteris FlexNoC interconnect IP for use in image-based automotive ADAS systems.
“We found that Arteris FlexNoC was by far the most complete interconnect IP offering available today,” said Hweihn Chung, CTO and VP of Automotive BU at Nextchip. “FlexNoC’s quality-of-service, simulation and integration features are eons ahead of all other commercial interconnect solutions. We are confident we will be able to create better performing systems in less time due to our adoption of Arteris FlexNoC IP.”
“Arteris is thrilled to be part of Nextchip’s next-generation ADAS systems,” said K. Charles Janac, President and CEO of Arteris. “Nextchip’s decision is one more proof point of Arteris technology’s importance in enabling automotive ADAS and autonomous driving systems.”
About Arteris
Arteris, Inc. provides system-on-chip (SoC) interconnect IP and tools to accelerate SoC semiconductor assembly for a wide range of applications. Rapid semiconductor designer adoption by customers such as Samsung, Huawei / HiSilicon, Mobileye, Altera (Intel), and Texas Instruments has resulted in Arteris being the only semiconductor IP company to be ranked in the Inc. 500 and Deloitte Technology Fast 500 lists in 2012 and 2013. Customer results obtained by using the Arteris product line include lower power, higher performance, more efficient design reuse and faster SoC development, leading to lower development and production costs. More information can be found at www.arteris.com.
Related Semiconductor IP
- ARC HS66 64-bit, dual-issue processor core, interconnect, ARCv3 ISA, for embedded applications
- ARC HS58 32-bit, dual-issue processor with MMU, interconnect, ARCv3 ISA, for embedded Linux applications
- ARC HS57D 32-bit, dual-issue processor core and interconnect, ARCv3DSP ISA, with I&D cache
- ARC HS56 32-bit, dual-issue processor core & interconnect, ARCv3 ISA, for embedded applications
- Die-to-Die, High Bandwidth Interconnect PHY Ported to TSMC N7 X24
Related News
- Arteris IP FlexNoC Interconnect and Resilience Package Licensed by Black Sesame for ISO 26262-Compliant AI Chips for ADAS
- Arteris IP FlexNoC Interconnect & Resilience Package Again Licensed by Black Sesame for ISO 26262-Compliant Automotive ADAS Chips
- Arteris IP FlexNoC Interconnect Licensed by Horizon Robotics for ADAS Chips
- Multiple Arteris IP FlexNoC Interconnect Licenses Purchased by VeriSilicon for Multiple Chip Designs
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations