Arteris IP FlexNoC Interconnect Licensed by Eyenix for AI-Enabled Imaging/Digital Camera SoC
NoC interconnect IP to be dataflow backbone for image signal processors providing enhanced sensitivity, high-resolution HD imaging through low current, low power in a single-chip solution for the security/surveillance market.
CAMPBELL, CALIF. -- OCTOBER 19, 2021 -- Arteris IP, a leading provider of system-on-chip (SoC) system IP consisting of network-on-chip (NoC) interconnect and IP deployment software that accelerate SoC creation, today announced that imaging SoC leader Eyenix has licensed FlexNoC interconnect IP for its next-generation image processing system-on-chip (SoC).
Eyenix’s imaging solution provides a step-function advance over their previous product, replacing a 3rd-party artificial intelligence (AI) function with a superior capability developed in-house for super-resolution imaging. This is provided in a tightly integrated system design, including functions for image stabilization for mobile usage and image dewarping for wide-angle camera correction. The first application is destined for surveillance camera applications.
Eyenix chose Arteris IP on-chip interconnect technology as a part of Eyenix’s proprietary image processing chip because it enables Eyenix to design and integrate a complete and superior Eyenix imaging solution without dependency on external IP blocks for the AI function. In addition, the Arteris IP interconnect increases image processing chip performance by optimizing on-chip communications for high-bandwidth and low-latency dataflows using state-of-the-art quality of service (QoS) techniques. It also provides opportunities to reduce power consumption in battery-operated applications.
“Eyenix’s mission is to bring a seamless high-resolution and high-performance imaging solution to super-enhanced HD video, surveillance, consumer and advanced imaging applications,” said Dr. Jon Hwang, CEO at Eyenix. “Arteris NoC IP helped us to design complex AI functions and smoothly integrate all the advanced functions we created to deliver this state-of-the-art image signal processor system-on-chip. Arteris IP engineering support has been very responsive and helpful throughout our evaluation and development processes.”
“We are honored to be working with Eyenix on this advanced imaging product,” said K. Charles Janac, president and CEO of Arteris IP. “This further supports the essential role that Arteris IP products play in so many SoCs and underlines the trust our customers place in us. Our company’s growth is evidence of the critical role our technology plays in the development of the systems-on-chip that are the foundations of innovation in advanced imaging, autonomous vehicles, artificial intelligence and machine learning, and 5G wireless communications.”
About Arteris IP
Arteris IP provides system-on-chip (SoC) system IP consisting of network-on-chip (NoC) interconnect IP and IP deployment technology to accelerate system-on-chip (SoC) semiconductor development and integration for a wide range of applications from AI to automobiles, mobile phones, IoT, cameras, SSD controllers, and servers for customers such as Bosch, Baidu, Mobileye, Samsung, Toshiba and NXP. Arteris IP products include the Ncore® cache coherent and FlexNoC® non-coherent interconnect IP, the CodaCache® standalone last level cache, and optional Resilience Package (ISO 26262 functional safety), FlexNoC AI Package, and PIANO® automated timing closure capabilities. Our IP deployment products provide intelligent automation that accelerates the development and increases the quality of SoC hardware designs and their associated software and firmware, verification and simulation platforms, and specifications and customer documentation. Customer results obtained by using Arteris IP products include lower power, higher performance, more efficient design reuse and faster SoC development, leading to lower development and production costs. For more information, visit http://www.arteris.com
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Arteris IP FlexNoC Interconnect & Resilience Package Again Licensed by Black Sesame for ISO 26262-Compliant Automotive ADAS Chips
- Arteris IP FlexNoC Interconnect Again Licensed by AutoChips for Automotive SoC Product Line
- Arteris IP FlexNoC Interconnect Licensed for Use in SK Telecom SAPEON AI Chips
- Arteris IP FlexNoC Interconnect and Resilience Package Licensed in Neural Network Accelerator Chip Project Led by BMW Group
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost