Xilinx Buys AutoESL, Securing High-Level Synthesis Capabilities
Xilinx has acquired high-level synthesis start-up AutoESL Design Technologies, bringing the AutoPilot high-level-synthesis tool in-house. AutoPilot accepts a C, C++, or SystemC description of the functionality of an algorithm or task and generates a register-transfer-level (RTL) implementation in Verilog or VHDL. The RTL implementation is then processed through the traditional FPGA RTL logic synthesis, place-and-route, and verification tool flow. Like other high-level synthesis tools, AutoPilot offers time savings in the RTL design and coding process, and speeds the verification process by enabling much of the verification work to be done at the C, C++, or SystemC level, where simulations are dramatically faster than those at the register or gate level.
To read the full article, click here
Related Semiconductor IP
- On-chip ESD/EOS/Latch up protection for advanced and low voltage processes
- On-chip ESD/EOS/Latch up/EMC protection for high voltage and BCD processes
- Robust circuit and interface solutions
- APB I2C Master/Slave Controller
- AXI Performance Subsystem - ARM Cortex A
Related Blogs
- Is it time to start using high-level synthesis?
- A Monopoly in High-Level Synthesis?
- How Will High-Level Synthesis Affect the Make vs. Buy vs. Re-use Decision?
- A Decade of Building CODECs with High-Level Synthesis
Latest Blogs
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms
- ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security
- Ceva-XC21 and Ceva-XC23 DSPs: Advancing Wireless and Edge AI Processing
- Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
- Empowering your Embedded AI with 22FDX+