Synopsys CXL Protocol Verification Solutions Proven with Real World Vendor Devices at the CXL Compliance Test Event
Key Highlights
- Synopsys demonstrated 2 setups that we’re interoperable with multiple vendor devices
- Setups were tested with AI accelerators, memory expanders, retimers, and host devices
- Synopsys executed CXL Compliance Verification (CV) tests for CXL1.1 and CXL2.0
About the Event
The CXL Consortium Compliance Test Event 002 (CTE 002) took place October 2-6, 2023 in Portland, Oregon, US. The event enabled consortium members to test their solution’s interoperability with other consortium members and vendors. Members were allowed to test compliance specified testcases and check their product’s Interoperability in the field.
Synopsys protocol verification experts demonstrated 2 setups covering host and device configurations by using Synopsys Virtual System Adaptor (VSA), Speed Adaptors (SA) and transactor over ZeBu® EP1, the industry’s fastest emulation platform. See figures below for the Host and Device setups presented.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Blogs
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing
- SystemVerilog Protocol Compliance: Why Source-code Test Suites?
- Aerospace Control Systems Compliance Review
- Synopsys and Intel Team Up on the First UCIe-Connected Chiplet-Based Test Chip
Latest Blogs
- ReRAM in Automotive SoCs: When Every Nanosecond Counts
- AndeSentry – Andes’ Security Platform
- Formally verifying AVX2 rejection sampling for ML-KEM
- Integrating PQC into StrongSwan: ML-KEM integration for IPsec/IKEv2
- Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform