Synopsys CXL Protocol Verification Solutions Proven with Real World Vendor Devices at the CXL Compliance Test Event
November 17, 2023
Key Highlights
- Synopsys demonstrated 2 setups that we’re interoperable with multiple vendor devices
- Setups were tested with AI accelerators, memory expanders, retimers, and host devices
- Synopsys executed CXL Compliance Verification (CV) tests for CXL1.1 and CXL2.0
About the Event
The CXL Consortium Compliance Test Event 002 (CTE 002) took place October 2-6, 2023 in Portland, Oregon, US. The event enabled consortium members to test their solution’s interoperability with other consortium members and vendors. Members were allowed to test compliance specified testcases and check their product’s Interoperability in the field.
Synopsys protocol verification experts demonstrated 2 setups covering host and device configurations by using Synopsys Virtual System Adaptor (VSA), Speed Adaptors (SA) and transactor over ZeBu® EP1, the industry’s fastest emulation platform. See figures below for the Host and Device setups presented.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- SystemVerilog Protocol Compliance: Why Source-code Test Suites?
- Aerospace Control Systems Compliance Review
- How CXL Is Improving Latency in High-Performance Computing
- Synopsys and Intel Team Up on the First UCIe-Connected Chiplet-Based Test Chip
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?