Tom Quan on TSMC's Automotive Strategy
Tom Quan recently came to Cadence to talk about TSMC's automotive strategy. Tom and I go back a long way since fifteen years ago, when I was running the custom IC group. I hired him into Cadence to work for me to run a project that had the nickname Superchip, but I won't rehash old history here. Especially since Superchip was anything but super.
Last year in TSMC Technology Update, I talked about how TSMC have moved away from a "mobile only" strategy to one that fully committed to four markets: mobile (still), automotive, HPC, and IoT. By fully committed they meant more than just marketing, but also special IP libraries, special flows, and special process options. Tom came to tell us what was going on in a bit more detail.
To read the full article, click here
Related Semiconductor IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
Related Blogs
- TSMC Unleashes Aggressive 28nm Strategy!
- Sensor Fusion and ADAS in TSMC Automotive Processes
- Analog Bits Steals the Show with Working IP on TSMC 3nm and 2nm and a New Design Strategy
- ST-Ericsson (Part 3): Strategy And Outlook
Latest Blogs
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing