Latest version of SystemC, IEEE 1666-2011, now supports TLM 2.0
December 1, 2011
Chocolate and peanut butter go together. So do SystemC and transaction-level modeling. Just not officially. Until now. Earlier this month, the IEEE Standards Board approved a revision to the IEEE 1666 SystemC standard to bring the widely used OSCI (Open SystemC Initiative) TLM 2.0 interfaces into the game. These interfaces define how TLM models communicate and standardization of these interfaces within IEEE 1666 will improve model interoperability and will encourage model reuse at high abstraction levels. All of this technology forms a critical infrastructure for virtual prototyping—an essential part of future System and SoC Realization efforts.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- De-Mystifying SystemC: What is TLM?
- Creating SystemC TLM-2.0 Peripheral Models
- SystemC TLM-2.0 Virtual Platform Direct Memory Interface (DMI) Performance Impact
- Developing the Skill Set Required for SystemC TLM-Based Hardware Design and Verification
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?