The Future of PCIe Is Optical: Synopsys and OpenLight Present First PCIe 7.0 Data-Rate-Over-Optics Demo
The transition of PCIe over optical interfaces heralds a breakthrough for low-latency operations. As a key player in the PCI Special Interest Group (PCI-SIG), Synopsys is deeply involved in actively helping develop a new standard. The wheels of change are in motion for the Peripheral Component Interconnect Express (PCIe) standard, with transformative implications for the chip design process.
The PCI-SIG formation of a PCIe Optical Workgroup, announced last August, means that PCIe is set to transcend the practical limitations of copper signaling. The group sees optical, light-based interfaces as integral to the future of PCIe. This shift carries multiple prospective advantages, including expanded ranges and data rates and reduced power requirements.
To read the full article, click here
Related Semiconductor IP
- PHY for PCIe 7.0 and CXL
- PCIe 7.0 PHY, TSMC N5 x4, North/South (vertical) poly orientation
- PCIe 7.0 PHY, TSMC N3P x4, North/South (vertical) poly orientation
- PCIe 7.0 PHY, TSMC N2P x4, North/South (vertical) poly orientation
- PCIe 7.0 PHY, TSMC Intel 18A x4, North/South (vertical) poly orientation
Related Blogs
- How PCIe 7.0 is Boosting Bandwidth for AI Chips
- Industry's First Verification IP for PCIe 7.0
- Cadence Demonstrates Complete PCIe 7.0 Solution at PCI-SIG DevCon 24
- PCIe Gen4 Test Suite with Spec Linking Demo
Latest Blogs
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms
- ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security
- Ceva-XC21 and Ceva-XC23 DSPs: Advancing Wireless and Edge AI Processing
- Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
- Empowering your Embedded AI with 22FDX+