The Future of PCIe Is Optical: Synopsys and OpenLight Present First PCIe 7.0 Data-Rate-Over-Optics Demo
The transition of PCIe over optical interfaces heralds a breakthrough for low-latency operations. As a key player in the PCI Special Interest Group (PCI-SIG), Synopsys is deeply involved in actively helping develop a new standard. The wheels of change are in motion for the Peripheral Component Interconnect Express (PCIe) standard, with transformative implications for the chip design process.
The PCI-SIG formation of a PCIe Optical Workgroup, announced last August, means that PCIe is set to transcend the practical limitations of copper signaling. The group sees optical, light-based interfaces as integral to the future of PCIe. This shift carries multiple prospective advantages, including expanded ranges and data rates and reduced power requirements.
To read the full article, click here
Related Semiconductor IP
- PCIe 7.0 PHY, TSMC N5 x4, North/South (vertical) poly orientation
- PCIe 7.0 PHY, TSMC N3P x4, North/South (vertical) poly orientation
- PCIe 7.0 PHY, TSMC N2P x4, North/South (vertical) poly orientation
- PCIe 7.0 PHY, TSMC Intel 18A x4, North/South (vertical) poly orientation
- PCIe 7.0 PHY in TSMC (N5, N3P)
Related Blogs
- How PCIe 7.0 is Boosting Bandwidth for AI Chips
- Industry's First Verification IP for PCIe 7.0
- Cadence Demonstrates Complete PCIe 7.0 Solution at PCI-SIG DevCon 24
- PCIe Gen4 Test Suite with Spec Linking Demo
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview