The Future of PCIe Is Optical: Synopsys and OpenLight Present First PCIe 7.0 Data-Rate-Over-Optics Demo
The transition of PCIe over optical interfaces heralds a breakthrough for low-latency operations. As a key player in the PCI Special Interest Group (PCI-SIG), Synopsys is deeply involved in actively helping develop a new standard. The wheels of change are in motion for the Peripheral Component Interconnect Express (PCIe) standard, with transformative implications for the chip design process.
The PCI-SIG formation of a PCIe Optical Workgroup, announced last August, means that PCIe is set to transcend the practical limitations of copper signaling. The group sees optical, light-based interfaces as integral to the future of PCIe. This shift carries multiple prospective advantages, including expanded ranges and data rates and reduced power requirements.
Related Semiconductor IP
- PCIe 7.0 PHY in TSMC (N5, N3P)
- PCIe 7.0 Switch
- PCIe 7.0 Retimer Controller
- PCIe 7.0 Controller with AXI
- PCIe 7.0 Controller
Related Blogs
- How PCIe 7.0 is Boosting Bandwidth for AI Chips
- Industry's First Verification IP for PCIe 7.0
- Cadence Demonstrates Complete PCIe 7.0 Solution at PCI-SIG DevCon 24
- PCIe Gen4 Test Suite with Spec Linking Demo
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?