SiFive execs share ideas on their RISC-V strategy
October 6, 2016
Since its formation just last year, SiFive has been riding the RISC-V rocket from purely academic interest to first commercialization. In an exclusive discussion, I talked with CEO Stefan Dyckerhoff and VP of Product and Business Development Jack Kang about their progress so far and what may be coming next.
Previously, I covered the introduction of the SiFive Freedom E300 and U500 platforms of RISC-V IP cores. From the comments we got, I’m not sure people understood what the SiFive business model is, or what their ecosystem looks like. As Dyckerhoff put it, SiFive is at the tail end of its design process with its initial offering commercial cores – but there is a lot more to the strategy.
To read the full article, click here
Related Semiconductor IP
- GPNPU Processor IP - 32 to 864TOPs
- ECC7 Elliptic Curve Processor for Prime NIST Curves
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- 64-bit High Performance Out-of-Order Processor - Out-of-Order, 3/4/6-Wide Decode
- ARC-V RPX Series Functional Safety Processor IP
Related Blogs
- High-Bandwidth Accelerator Access to Memory: Enabling Optimized Data Transfers with RISC-V
- Fast Access to Accelerators: Enabling Optimized Data Transfer with RISC-V
- Part 3: High-Bandwidth Accelerator Access to Memory: Enabling Optimized Data Transfers with RISC-V
- The Heart of RISC-V Development is Unmatched
Latest Blogs
- MIPI: Powering the Future of Connected Devices
- ESD Protection for an High Voltage Tolerant Driver Circuit in 4nm FinFET Technology
- Designing the AI Factories: Unlocking Innovation with Intelligent IP
- Smarter SoC Design for Agile Teams and Tight Deadlines
- Automotive Reckoning: Industry Leaders Discuss the Race to Redefine Car Development