Delivering on the Promise of Industry-Leading RISC-V Processors
Leading the RISC-V uprising drives SiFive, home of the inventors of RISC-V, to continue to push forward with developing our product families and technologies.
RISC-V for High-Performance Applications
Earlier this year, we debuted the SiFive Intelligence family at the Linley Group Spring Processor Conference, including one of our lead customers, Tenstorrent, who will integrate the SiFive Intelligence X280 in a future product line. In June, we introduced the SiFive Performance family of processors, including the SiFive Performance P550 and SiFive Performance P270.
With the SiFive 21G2 release, we are pleased to invite designers to evaluate these new processors, as well as discover the 21G2 release enhancements to the SiFive Essential processor family. From the fastest RISC-V commercial processor IP available today, the SiFive Performance P550(1), to the newly enhanced SiFive Essential product lineup, SiFive offers the broadest and most capable RISC-V-based processor portfolio. We continue to work with technology innovators and industry leaders to develop new products that will push the envelope of computing capabilities.
To read the full article, click here
Related Semiconductor IP
- MIPI I3C Master RISC-V based subsystem
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
- RISC-V CPU IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
Related Blogs
- Delivering on the IoT Promise with Galileo Software GPS and Tensilica DSP IP
- Windows on Arm is Ready for Prime Time: Native Chrome Caps Momentum for the Future of Laptop Computing
- Exploring the Security Framework of RISC-V Architecture in Modern SoCs
- World IP Day: A Time to Reflect on the Value of Semiconductor IP
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA