From All-in-One IP to Cervell™: How Semidynamics Reimagined AI Compute with RISC-V
May 27, 2025
In an era where artificial intelligence workloads are growing in scale, complexity, and diversity, chipmakers are facing increasing pressure to deliver solutions that are not only fast, but also flexible and programmable. Semidynamics recently announced Cervell™, a fully programmable Neural Processing Unit (NPU) designed to handle scalable AI compute from the edge to the datacenter. Cervell represents a fundamental shift in how AI processors are conceived and deployed. It is the culmination of Semidynamics’ IP offerings evolution from modular IP components to a tightly integrated, unified architecture, rooted in the open RISC-V ecosystem.
Key Takeaways
- Cervell™ is a fully programmable Neural Processing Unit (NPU) designed for scalable AI compute from the edge to the datacenter.
- Cervell integrates CPU, vector units, and tensor engines into a single processing entity, eliminating the need for external CPUs and reducing performance bottlenecks.
- The architecture is based on the open RISC-V ecosystem, allowing for deep customization and flexibility in processor design.
To read the full article, click here
Related Semiconductor IP
- All-In-One RISC-V NPU
- NPU
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- NPU IP Core for Mobile
- NPU IP Core for Edge
Related Blogs
- Semidynamics – Customizable RISC-V Technology for the Next Five AI Revolutions
- Rivian’s autonomy breakthrough built with Arm: the compute foundation for the rise of physical AI
- RISC-V customization, HW/SW co-optimization, and custom compute
- Navigating Integration Challenges for the RISC-V Ecosystem with Networks-on-Chips (NoCs)
Latest Blogs
- Embedded Security explained: Post-Quantum Cryptography (PQC) for embedded Systems
- Accreditation Without Compromise: Making eFPGA Assurable for Decades
- Synopsys Delivers First Complete UFS 5.0 and M‑PHY v6.0 IP Solution for Next‑Gen Storage
- World First: Synopsys MACsec IP Receives ISO/PAS 8800 Certification for Automotive and Physical AI Security
- Last-level cache has become a critical SoC design element