Samsung Foundry and Synopsys Accelerate Multi-Die System Design
Multi-die systems are making big inroads in the semiconductor world. With compute-intensive applications like AI, high-performance computing (HPC), and automotive demanding more bandwidth and performance, heterogeneously integrated dies provide a way to deliver on these needs. While the chip design steps may be similar to those of their monolithic system on chip (SoC) counterparts, multi-die systems bring new challenges that call for holistic new approaches and technologies.
To support its customers on their journeys, Samsung Foundry needed to solve key system implementation challenges for their multi-die system. The foundry found its answers working with Synopsys, which has pioneered a comprehensive and scalable solution for fast heterogeneous integration. Working together, the two companies have developed Samsung Foundry’s Multi-Die System Implementation Flow with Synopsys 3DIC Compiler, supporting Samsung process nodes and I-Cube™ and X-Cube™ technologies. Two test chips successfully validate the manufacturing technology and design methodology. Samsung Foundry discussed its journey at this year’s SNUG Silicon Valley 2023 conference. Read on for details.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- MIPI SoundWire I3S Peripheral IP
- LPDDR6/5X/5 Controller IP
- Post-Quantum ML-KEM IP Core
- MIPI SoundWire I3S Manager IP
Related Blogs
- The Integrated Design Challenge: Developing Chip, Software, and System in Unison
- How Collaboration Will Accelerate Adoption of Multi-Die Systems
- Samsung Foundry Accelerates Billion-Gate Low-Power Signoff with Synopsys VC LP
- Showcasing AI-Driven Analog Design Migration at Samsung SAFE Forum
Latest Blogs
- ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware
- Rivos Collaborates to Complete Secure Provisioning of Integrated OpenTitan Root of Trust During SoC Production
- From GPUs to Memory Pools: Why AI Needs Compute Express Link (CXL)
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
